freecores / wdspLinks
DSP WishBone Compatible Cores
☆14Updated 11 years ago
Alternatives and similar repositories for wdsp
Users that are interested in wdsp are comparing it to the libraries listed below
Sorting:
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- FIR,FFT based on Verilog☆13Updated 7 years ago
- A CIC filter implemented in Verilog☆22Updated 10 years ago
- Generic AXI master stub☆19Updated 11 years ago
- ☆16Updated 6 years ago
- AES☆14Updated 2 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆21Updated 2 years ago
- Cortex-M0 DesignStart Wrapper☆20Updated 6 years ago
- Verification IP for Watchdog☆11Updated 4 years ago
- USB 1.1 PHY☆11Updated 11 years ago
- Hardware Division Units☆10Updated 11 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆20Updated 7 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆18Updated 2 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Updated 4 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆31Updated 8 years ago
- USB1.1 Host Controller + PHY☆14Updated 4 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆35Updated 4 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 10 years ago
- Xilinx IP repository☆13Updated 7 years ago
- Audio filtering with pyfda and cocotb☆12Updated 4 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆14Updated 5 months ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Testbenches for HDL projects☆20Updated this week
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago