freecores / wdspLinks
DSP WishBone Compatible Cores
☆14Updated 11 years ago
Alternatives and similar repositories for wdsp
Users that are interested in wdsp are comparing it to the libraries listed below
Sorting:
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆20Updated 2 years ago
- Generic AXI master stub☆19Updated 11 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆18Updated last year
- FIR,FFT based on Verilog☆13Updated 7 years ago
- ☆16Updated 6 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated 3 months ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆31Updated 8 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆20Updated 6 months ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- Verification IP for Watchdog☆11Updated 4 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆18Updated 2 years ago
- Audio filtering with pyfda and cocotb☆12Updated 4 years ago
- USB 1.1 Host and Function IP core☆23Updated 11 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 7 months ago
- Xilinx IP repository☆13Updated 7 years ago
- AES☆14Updated 2 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 7 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year