DSP WishBone Compatible Cores
☆14Jul 17, 2014Updated 12 years ago
Alternatives and similar repositories for wdsp
Users that are interested in wdsp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- WISHBONE Interconnect☆11Oct 1, 2017Updated 9 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 12 years ago
- GPIO IP core from opencores.☆12May 22, 2014Updated 12 years ago
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 11 years ago
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆17Oct 18, 2014Updated 12 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆17Dec 29, 2016Updated 9 years ago
- VGA LCD Core (OpenCores)☆15May 22, 2018Updated 8 years ago
- SPI Master Core clone from OpenCores☆14Oct 4, 2013Updated 13 years ago
- 基于玄铁openc906，搭建最小化SoC系统☆24Apr 7, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆14Nov 5, 2017Updated 9 years ago
- SigmaDSP Firmware Utility for Linux☆11Dec 21, 2022Updated 3 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 8 years ago
- Ethernet 10GE MAC☆47Jul 17, 2014Updated 12 years ago
- double_fpu_verilog☆22Jul 17, 2014Updated 12 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 8 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 7 years ago
- Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for …☆11Mar 4, 2020Updated 6 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆19Oct 6, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA纯逻辑实现modbus通信☆27Sep 5, 2022Updated 4 years ago
- APB to I2C☆45Jul 17, 2014Updated 12 years ago
- Theia: ray graphic processing unit☆23Jul 17, 2014Updated 12 years ago
- The CORDIC algorithm implemented in Octave/MATLAB and Verilog☆32Mar 31, 2015Updated 11 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- UVM Testbench for synchronus fifo☆21Aug 28, 2020Updated 6 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 7 years ago
- RTL code for the DPU chip designed for irregular graphs☆14May 30, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A systemverilog/UVM/Makefile testbench for Rocket RISC-V SoCs☆11Jun 19, 2020Updated 6 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆45Jan 18, 2024Updated 2 years ago
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 10 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 12 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- APB VIP (UVM)☆19Sep 6, 2018Updated 8 years ago
Are these results useful?