freecores / ddr3_sdramLinks
DDR3 SDRAM controller
☆18Updated 11 years ago
Alternatives and similar repositories for ddr3_sdram
Users that are interested in ddr3_sdram are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆63Updated 4 years ago
- Generic AXI master stub☆19Updated 11 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Ethernet 10GE MAC☆45Updated 11 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 6 months ago
- ☆27Updated 4 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆13Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Reed Solomon Decoder (204,188)☆12Updated 11 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆76Updated 2 years ago
- PCI bridge☆18Updated 11 years ago
- Generic AXI to APB bridge☆13Updated 11 years ago
- IP operations in verilog (simulation and implementation on ice40)☆58Updated 5 years ago
- Mathematical Functions in Verilog☆94Updated 4 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- Various low power labs using sky130☆13Updated 3 years ago
- ☆21Updated 5 years ago
- double_fpu_verilog☆16Updated 11 years ago