DDR3 SDRAM controller
☆18Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for ddr3_sdram
Users that are interested in ddr3_sdram are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 11 years ago
- Ethernet 10GE MAC☆47Jul 17, 2014Updated 11 years ago
- Zet - The x86 (IA-32) open implementation☆23Jul 17, 2014Updated 11 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- USB 1.1 Host and Function IP core☆27Jul 17, 2014Updated 11 years ago
- Reed Solomon Decoder (204,188)☆13Jul 17, 2014Updated 11 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 5 years ago
- This is a code repo for previous projects in Digital Design & Verification☆19Jan 6, 2015Updated 11 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆32Mar 26, 2017Updated 9 years ago
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 5 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- 400 nm SiO2 capacitor simulation of interface trap formation with state transitions in Sentaurus TCAD☆17May 26, 2017Updated 9 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- SOC system using verilog on FPGA devices.☆10Jan 11, 2016Updated 10 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- Y80e - Z80/Z180 compatible processor extended by eZ80 instructions☆22Jul 17, 2014Updated 11 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- Various examples for Chisel HDL☆33Mar 20, 2022Updated 4 years ago
- AXI DMA 32 / 64 bits☆129Jul 17, 2014Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Experiments with fixed function renderers and SpinalHDL☆60Updated this week
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆28Mar 21, 2022Updated 4 years ago
- Student project for using audio on the DE2-115 FPGA development board.☆28Apr 28, 2018Updated 8 years ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- JTAG Test Access Port (TAP)☆41Jul 17, 2014Updated 11 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆606Oct 10, 2021Updated 4 years ago
- hardware implement of huffman coding(written in verilog)☆14Jul 30, 2017Updated 8 years ago
- Quantitative analysis for traders on Oslo Stock Exchange. Download, plot and play with data from Oslo Børs and Nasdaq OMX☆10Jul 28, 2018Updated 7 years ago
- Allwinner SoCs' 64-bit EL2 barebone☆17Sep 11, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 7 years ago
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- double_fpu_verilog☆21Jul 17, 2014Updated 11 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Jan 16, 2026Updated 5 months ago
- Implemented The UART with FIFO☆16Jul 4, 2019Updated 7 years ago
- RISC-V RV64IMAFDC(RV64GC) Emulator☆21May 7, 2023Updated 3 years ago