freecores / ddr3_sdramLinks
DDR3 SDRAM controller
☆18Updated 10 years ago
Alternatives and similar repositories for ddr3_sdram
Users that are interested in ddr3_sdram are comparing it to the libraries listed below
Sorting:
- Ethernet 10GE MAC☆45Updated 10 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- ☆21Updated 5 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Implementation of the PCIe physical layer☆40Updated 3 weeks ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Reed Solomon Decoder (204,188)☆12Updated 10 years ago
- Pipelined FFT/IFFT 64 points processor☆12Updated 10 years ago
- ☆25Updated 3 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- Generic AXI to APB bridge☆12Updated 10 years ago
- Generic AXI master stub☆19Updated 10 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 7 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Various low power labs using sky130☆12Updated 3 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- ☆18Updated 8 years ago
- ☆20Updated 2 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago