Alternatives and similar repositories for ddr3_sdram

Users that are interested in ddr3_sdram are comparing it to the libraries listed below

• freecores / usb_phy

  View on GitHub
  USB 1.1 PHY
  ☆11Jul 17, 2014Updated 11 years ago
• freecores / ps2

  View on GitHub
  PS2 interface
  ☆18Dec 4, 2017Updated 8 years ago
• freecores / wdsp

  View on GitHub
  DSP WishBone Compatible Cores
  ☆14Jul 17, 2014Updated 11 years ago
• freecores / xge_mac

  View on GitHub
  Ethernet 10GE MAC
  ☆46Jul 17, 2014Updated 11 years ago
• freecores / usbhostslave

  View on GitHub
  USB 1.1 Host and Function IP core
  ☆24Jul 17, 2014Updated 11 years ago
• freecores / ahb_master

  View on GitHub
  Generic AHB master stub
  ☆12Jul 17, 2014Updated 11 years ago
• freecores / reed_solomon_decoder

  View on GitHub
  Reed Solomon Decoder (204,188)
  ☆12Jul 17, 2014Updated 11 years ago
• freecores / wb_builder

  View on GitHub
  WISHBONE Builder
  ☆15Sep 10, 2016Updated 9 years ago
• freecores / bluespec-h264

  View on GitHub
  Bluespec H.264 Decoder
  ☆12Jul 17, 2014Updated 11 years ago
• freecores / jtag

  View on GitHub
  JTAG Test Access Port (TAP)
  ☆37Jul 17, 2014Updated 11 years ago
• freecores / pipelined_fft_64

  View on GitHub
  Pipelined FFT/IFFT 64 points processor
  ☆11Jul 17, 2014Updated 11 years ago
• funannoka / SoC-Design-DDR3-Controller

  View on GitHub
  DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog
  ☆32Nov 6, 2018Updated 7 years ago
• freecores / mmu180

  View on GitHub
  MMU for Z80 and eZ80
  ☆19Mar 4, 2021Updated 4 years ago
• freecores / tiny_aes

  View on GitHub
  AES
  ☆15Oct 4, 2022Updated 3 years ago
• Icenowy / aw-el2-barebone

  View on GitHub
  Allwinner SoCs' 64-bit EL2 barebone
  ☆17Sep 11, 2022Updated 3 years ago
• freecores / robust_axi2apb

  View on GitHub
  Generic AXI to APB bridge
  ☆13Jul 17, 2014Updated 11 years ago
• freecores / y80e

  View on GitHub
  Y80e - Z80/Z180 compatible processor extended by eZ80 instructions
  ☆21Jul 17, 2014Updated 11 years ago
• mohanson / rv64

  View on GitHub
  RISC-V RV64IMAFDC(RV64GC) Emulator
  ☆21May 7, 2023Updated 2 years ago
• freecores / pci

  View on GitHub
  PCI bridge
  ☆20Jul 17, 2014Updated 11 years ago
• yuxuanZh / SystemVerilog

  View on GitHub
  This is a code repo for previous projects in Digital Design & Verification
  ☆18Jan 6, 2015Updated 11 years ago
• freecores / dma_axi

  View on GitHub
  AXI DMA 32 / 64 bits
  ☆124Jul 17, 2014Updated 11 years ago
• freecores / axi_master

  View on GitHub
  Generic AXI master stub
  ☆19Jul 17, 2014Updated 11 years ago
• ultraembedded / core_mmc

  View on GitHub
  MMC (and derivative standards) host controller
  ☆25Sep 14, 2020Updated 5 years ago
• freecores / double_fpu

  View on GitHub
  double_fpu_verilog
  ☆20Jul 17, 2014Updated 11 years ago
• freecores / theia_gpu

  View on GitHub
  Theia: ray graphic processing unit
  ☆20Jul 17, 2014Updated 11 years ago
• freecores / dma_ahb

  View on GitHub
  AHB DMA 32 / 64 bits
  ☆59Jul 17, 2014Updated 11 years ago
• yasnakateb / PipelinedARM

  View on GitHub
  💎 A 32-bit ARM Processor Implementation in Verilog HDL
  ☆25Mar 21, 2022Updated 3 years ago
• yvnr4you / SDRAM-Verification

  View on GitHub
  This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …
  ☆28Mar 26, 2017Updated 8 years ago
• zhelnio / ahb_lite_sdram

  View on GitHub
  SDRAM controller for MIPSfpga+ system
  ☆24Oct 30, 2020Updated 5 years ago
• Reenforcements / VerilogDE2115AudioFilters

  View on GitHub
  Student project for using audio on the DE2-115 FPGA development board.
  ☆27Apr 28, 2018Updated 7 years ago
• freecores / pipelined_fft_256

  View on GitHub
  Pipelined FFT/IFFT 256 points processor
  ☆10Jul 17, 2014Updated 11 years ago
• elchatz / IntTraps

  View on GitHub
  400 nm SiO2 capacitor simulation of interface trap formation with state transitions in Sentaurus TCAD
  ☆13May 26, 2017Updated 8 years ago
• freecores / turbo8051

  View on GitHub
  turbo 8051
  ☆30Aug 30, 2017Updated 8 years ago
• RTimothyEdwards / irsim

  View on GitHub
  IRSIM switch-level simulator for digital circuits
  ☆36Nov 13, 2025Updated 3 months ago
• freecores / ethernet_tri_mode

  View on GitHub
  10_100_1000 Mbps tri-mode ethernet MAC
  ☆10Jul 17, 2014Updated 11 years ago
• raiyyanfaisal09 / Router1X3_RTL_Design

  View on GitHub
  - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…
  ☆11Jun 3, 2019Updated 6 years ago
• csl-uth / KinectFusion-fpga

  View on GitHub
  ☆11Jan 21, 2021Updated 5 years ago
• semify-eda / go.debug

  View on GitHub
  Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster
  ☆11Oct 14, 2021Updated 4 years ago
• jhrozek / pam_hbac

  View on GitHub
  A simple pam account module to process HBAC rules stored on an IPA server
  ☆10May 14, 2018Updated 7 years ago