freecores / ddr3_sdramLinks
DDR3 SDRAM controller
☆18Updated 11 years ago
Alternatives and similar repositories for ddr3_sdram
Users that are interested in ddr3_sdram are comparing it to the libraries listed below
Sorting:
- Generic AXI master stub☆19Updated 11 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 9 months ago
- JTAG Test Access Port (TAP)☆36Updated 11 years ago
- The memory model was leveraged from micron.☆24Updated 7 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Generic AXI to APB bridge☆13Updated 11 years ago
- Ethernet 10GE MAC☆46Updated 11 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Reed Solomon Decoder (204,188)☆12Updated 11 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43Updated 5 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 9 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆36Updated 5 years ago
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- A simple DDR3 memory controller☆60Updated 2 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- Pipelined FFT/IFFT 64 points processor☆11Updated 11 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆116Updated 4 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year