Parametric AXI4 crossbar in SystemVerilog
☆238May 25, 2026Updated 2 months ago
Alternatives and similar repositories for axi-crossbar
Users that are interested in axi-crossbar are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AXI总线连接器☆109Mar 26, 2020Updated 6 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,638Updated this week
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆44Aug 10, 2022Updated 3 years ago
- AXI Interconnect☆58Aug 20, 2021Updated 4 years ago
- General Purpose AXI Direct Memory Access☆78May 12, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆246Jul 16, 2023Updated 3 years ago
- Verilog AXI components for FPGA implementation☆2,100Feb 27, 2025Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Mar 17, 2022Updated 4 years ago
- A Fast, Low-Overhead On-chip Network☆321Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆225Updated this week
- AMBA bus lecture material☆544Jan 21, 2020Updated 6 years ago
- UART -> AXI Bridge☆78Jul 1, 2021Updated 5 years ago
- ☆35Jul 9, 2025Updated last year
- AHB3-Lite Interconnect☆110May 10, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- HDL components to build a customized Wishbone crossbar switch☆15May 30, 2019Updated 7 years ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 12 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆194Nov 18, 2024Updated last year
- AMBA bus generator including AXI, AHB, and APB☆124Jul 29, 2021Updated 5 years ago
- AMBA AXI VIP☆468Jun 28, 2024Updated 2 years ago
- Common SystemVerilog components☆772Updated this week
- Repository gathering basic modules for CDC purpose☆63Dec 31, 2019Updated 6 years ago
- Generic AXI master stub☆20Jul 17, 2014Updated 12 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆467Feb 13, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆858Jul 21, 2026Updated last week
- AXI DMA 32 / 64 bits☆129Jul 17, 2014Updated 12 years ago
- ☆16May 6, 2026Updated 2 months ago
- RISCV CPU implementation in SystemVerilog☆32Updated this week
- Verilog Configurable Cache☆196Jun 10, 2026Updated last month
- VIP for AXI Protocol☆181May 24, 2022Updated 4 years ago
- Basic RISC-V Test SoC☆204Apr 7, 2019Updated 7 years ago
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆38Updated this week
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verification IP for AMBA APB Protocol☆34Nov 7, 2023Updated 2 years ago
- Bus bridges and other odds and ends☆688Jun 2, 2026Updated last month
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆52Jan 31, 2022Updated 4 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆21Sep 14, 2023Updated 2 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆40Nov 24, 2022Updated 3 years ago
- ☆242Jun 25, 2025Updated last year