dpretet / axi-crossbarLinks
An AXI4 crossbar implementation in SystemVerilog
☆176Updated last month
Alternatives and similar repositories for axi-crossbar
Users that are interested in axi-crossbar are comparing it to the libraries listed below
Sorting:
- Network on Chip Implementation written in SytemVerilog☆192Updated 3 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆131Updated 7 years ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- ☆198Updated 3 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆91Updated 6 years ago
- AXI总线连接器☆104Updated 5 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆82Updated 7 years ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- Verilog Configurable Cache☆184Updated last week
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆106Updated last year
- round robin arbiter☆75Updated 11 years ago
- A Chisel RTL generator for network-on-chip interconnects☆212Updated 2 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆224Updated 2 years ago
- IEEE 754 floating point unit in Verilog☆147Updated 9 years ago
- Various caches written in Verilog-HDL☆126Updated 10 years ago
- ☆64Updated 3 years ago
- ☆69Updated 9 years ago
- Some useful documents of Synopsys☆88Updated 3 years ago
- ☆44Updated 3 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- This is a detailed SystemVerilog course☆123Updated 7 months ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆41Updated 3 years ago