dpretet / axi-crossbarLinks
An AXI4 crossbar implementation in SystemVerilog
☆175Updated last month
Alternatives and similar repositories for axi-crossbar
Users that are interested in axi-crossbar are comparing it to the libraries listed below
Sorting:
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- A Fast, Low-Overhead On-chip Network☆228Updated this week
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- Vector processor for RISC-V vector ISA☆128Updated 4 years ago
- ☆195Updated 3 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆90Updated 6 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆175Updated 10 months ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆105Updated last year
- AXI总线连接器☆104Updated 5 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- round robin arbiter☆75Updated 11 years ago
- Various caches written in Verilog-HDL☆126Updated 10 years ago
- A Chisel RTL generator for network-on-chip interconnects☆211Updated last month
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆222Updated 2 years ago
- ☆69Updated 9 years ago
- Verilog Configurable Cache☆183Updated 10 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last month
- Some useful documents of Synopsys☆86Updated 3 years ago
- ☆36Updated 6 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆40Updated 3 years ago
- ☆63Updated 3 years ago
- IEEE 754 floating point unit in Verilog☆145Updated 9 years ago
- VIP for AXI Protocol☆151Updated 3 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆113Updated 7 months ago
- AHB3-Lite Interconnect☆93Updated last year