dpretet / axi-crossbar
An AXI4 crossbar implementation in SystemVerilog
☆143Updated last week
Alternatives and similar repositories for axi-crossbar:
Users that are interested in axi-crossbar are comparing it to the libraries listed below
- AXI DMA 32 / 64 bits☆111Updated 10 years ago
- ☆144Updated 2 weeks ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆199Updated last year
- AXI总线连接器☆97Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆92Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆98Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 5 months ago
- Network on Chip Implementation written in SytemVerilog☆172Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆195Updated last week
- AMBA bus generator including AXI, AHB, and APB☆99Updated 3 years ago
- Vector processor for RISC-V vector ISA☆117Updated 4 years ago
- round robin arbiter☆72Updated 10 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆84Updated 5 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆96Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆71Updated last year
- SDRAM controller with AXI4 interface☆91Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆154Updated 5 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆125Updated 7 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- AMBA AXI VIP☆394Updated 9 months ago
- AHB3-Lite Interconnect☆88Updated 11 months ago
- A Chisel RTL generator for network-on-chip interconnects☆193Updated last month
- IC implementation of Systolic Array for TPU☆224Updated 6 months ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆120Updated 3 years ago
- VIP for AXI Protocol☆129Updated 2 years ago
- ☆61Updated 9 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆168Updated 6 years ago
- Verilog Configurable Cache☆175Updated 4 months ago