Parametric AXI4 crossbar in SystemVerilog
☆251May 25, 2026Updated 5 months ago
Alternatives and similar repositories for axi-crossbar
Users that are interested in axi-crossbar are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AXI总线连接器☆111Mar 26, 2020Updated 6 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,747Updated this week
- Verilog AXI components for FPGA implementation☆2,170Feb 27, 2025Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆249Jul 16, 2023Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆45Aug 10, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- AXI Interconnect☆59Aug 20, 2021Updated 5 years ago
- AMBA bus generator including AXI, AHB, and APB☆123Jul 29, 2021Updated 5 years ago
- axi-crossbar form ysyx open source SoC☆11Apr 10, 2023Updated 3 years ago
- AHB3-Lite Interconnect☆110May 10, 2024Updated 2 years ago
- UART -> AXI Bridge☆78Jul 1, 2021Updated 5 years ago
- AMBA bus lecture material☆562Jan 21, 2020Updated 6 years ago
- General Purpose AXI Direct Memory Access☆83May 12, 2024Updated 2 years ago
- HDL components to build a customized Wishbone crossbar switch☆15May 30, 2019Updated 7 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆498Oct 17, 2026Updated 2 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A Fast, Low-Overhead On-chip Network☆371Updated this week
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Mar 17, 2022Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆255Oct 26, 2026Updated last week
- Common SystemVerilog components☆814Sep 18, 2026Updated last month
- Bus bridges and other odds and ends☆714Sep 11, 2026Updated last month
- VIP for AXI Protocol☆187May 24, 2022Updated 4 years ago
- AMBA AXI VIP☆484Oct 1, 2026Updated last month
- ☆34Jul 9, 2025Updated last year
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 12 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆201Nov 18, 2024Updated last year
- AXI DMA 32 / 64 bits☆130Jul 17, 2014Updated 12 years ago
- Generic AXI master stub☆20Jul 17, 2014Updated 12 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆126Oct 22, 2026Updated 2 weeks ago
- Repository gathering basic modules for CDC purpose☆64Dec 31, 2019Updated 6 years ago
- Network on Chip Implementation written in SytemVerilog☆216Aug 27, 2022Updated 4 years ago
- ☆15Oct 27, 2026Updated last week
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆1,009Aug 28, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The multi-core cluster of a PULP system.☆123Oct 27, 2026Updated last week
- Basic RISC-V Test SoC☆213Apr 7, 2019Updated 7 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆21Sep 14, 2023Updated 3 years ago
- 32-bit Superscalar RISC-V CPU☆1,329Sep 18, 2021Updated 5 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆160Oct 21, 2026Updated 2 weeks ago
- ☆16Oct 5, 2026Updated last month
- Verification IP for AMBA APB Protocol☆36Nov 7, 2023Updated 2 years ago