dpretet / axi-crossbarLinks
An AXI4 crossbar implementation in SystemVerilog
☆154Updated 2 weeks ago
Alternatives and similar repositories for axi-crossbar
Users that are interested in axi-crossbar are comparing it to the libraries listed below
Sorting:
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆101Updated 4 years ago
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆205Updated last year
- ☆158Updated last month
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆125Updated 7 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- AXI总线连接器☆97Updated 5 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- SDRAM controller with AXI4 interface☆93Updated 5 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆100Updated last year
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆85Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- round robin arbiter☆74Updated 10 years ago
- IEEE 754 floating point unit in Verilog☆137Updated 9 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆159Updated 5 years ago
- ☆42Updated 3 years ago
- IC implementation of Systolic Array for TPU☆246Updated 7 months ago
- Some useful documents of Synopsys☆72Updated 3 years ago
- ☆64Updated 9 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆135Updated last year
- Basic RISC-V Test SoC☆125Updated 6 years ago
- Verilog Configurable Cache☆178Updated 6 months ago
- ☆51Updated 2 years ago
- AMBA AXI VIP☆401Updated 11 months ago