An AXI4 crossbar implementation in SystemVerilog
☆214Sep 2, 2025Updated 6 months ago
Alternatives and similar repositories for axi-crossbar
Users that are interested in axi-crossbar are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AXI总线连接器☆105Mar 26, 2020Updated 6 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Mar 18, 2026Updated last week
- AXI Interconnect☆56Aug 20, 2021Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Aug 10, 2022Updated 3 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆239Jul 16, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Mar 17, 2022Updated 4 years ago
- HDL components to build a customized Wishbone crossbar switch☆14May 30, 2019Updated 6 years ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 11 years ago
- General Purpose AXI Direct Memory Access☆64May 12, 2024Updated last year
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- Verilog AXI components for FPGA implementation☆1,996Feb 27, 2025Updated last year
- AMBA bus generator including AXI, AHB, and APB☆121Jul 29, 2021Updated 4 years ago
- AMBA AXI VIP☆450Jun 28, 2024Updated last year
- Repository gathering basic modules for CDC purpose☆60Dec 31, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- UART -> AXI Bridge☆72Jul 1, 2021Updated 4 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆191Nov 18, 2024Updated last year
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆38Nov 24, 2022Updated 3 years ago
- VIP for AXI Protocol☆166May 24, 2022Updated 3 years ago
- A Fast, Low-Overhead On-chip Network☆272Mar 18, 2026Updated last week
- AHB3-Lite Interconnect☆109May 10, 2024Updated last year
- Common SystemVerilog components☆728Mar 18, 2026Updated last week
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆18Apr 5, 2015Updated 10 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated last year
- SDRAM controller with AXI4 interface☆103Aug 8, 2019Updated 6 years ago
- Bus bridges and other odds and ends☆655Mar 10, 2026Updated 2 weeks ago
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 11 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆201Mar 6, 2026Updated 3 weeks ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 11 years ago
- AMBA 3 AHB UVM TB☆35Mar 21, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- Verilog Configurable Cache☆193Mar 9, 2026Updated 2 weeks ago
- AMBA bus lecture material☆520Jan 21, 2020Updated 6 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆150Mar 16, 2026Updated last week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆434Feb 13, 2026Updated last month
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆48May 10, 2024Updated last year
- RISCV CPU implementation in SystemVerilog☆32Mar 17, 2026Updated last week