KutuSystems / XilinxIP
Xilinx IP repository
☆13Updated 6 years ago
Alternatives and similar repositories for XilinxIP:
Users that are interested in XilinxIP are comparing it to the libraries listed below
- Ethernet MAC 10/100 Mbps☆26Updated 3 years ago
- Verilog IP Cores & Tests☆13Updated 6 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- ☆14Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- IP Cores that can be used within Vivado☆25Updated 3 years ago
- ☆19Updated 4 years ago
- Verilog Repository for GIT☆32Updated 3 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆13Updated 6 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago
- ☆28Updated 4 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆16Updated 6 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- ☆26Updated last year
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- Simple demo showing how to use the ping pong FIFO☆14Updated 8 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 4 months ago
- WISHBONE Interconnect☆11Updated 7 years ago
- USB 1.1 Host and Function IP core☆21Updated 10 years ago
- USB -> AXI Debug Bridge☆36Updated 3 years ago
- Imaging application using MIPI and DisplayPort to process image☆23Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 4 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Updated 7 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- ☆30Updated 8 years ago