freecores / axi_masterLinks
Generic AXI master stub
☆19Updated 10 years ago
Alternatives and similar repositories for axi_master
Users that are interested in axi_master are comparing it to the libraries listed below
Sorting:
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- ☆21Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Generic AXI to APB bridge☆12Updated 10 years ago
- ☆16Updated 6 years ago
- APB Logic☆18Updated 5 months ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Various low power labs using sky130☆12Updated 3 years ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated 10 months ago
- ☆20Updated 5 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- Reed Solomon Decoder (204,188)☆12Updated 10 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- Platform Level Interrupt Controller☆40Updated last year
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- ☆20Updated 2 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆30Updated last week
- Verification IP for UART protocol☆17Updated 4 years ago