freecores / axi_masterLinks
Generic AXI master stub
☆19Updated 11 years ago
Alternatives and similar repositories for axi_master
Users that are interested in axi_master are comparing it to the libraries listed below
Sorting:
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 9 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- WISHBONE Interconnect☆11Updated 8 years ago
- APB Logic☆20Updated 2 weeks ago
- ☆21Updated 6 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 9 months ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Updated 7 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Simple demo showing how to use the ping pong FIFO☆15Updated 9 years ago
- A Verilog implementation of a processor cache.☆28Updated 7 years ago
- ☆16Updated 6 years ago
- DDR3 SDRAM controller☆18Updated 11 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 8 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 7 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Updated 4 years ago
- AHB Bus lite v3.0☆16Updated 6 years ago
- NoC based MPSoC☆11Updated 11 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆14Updated 6 years ago
- ☆21Updated 5 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- Verilog HDL implementation of SDRAM controller and SDRAM model☆31Updated last year