Alternatives and similar repositories for ethernet_tri_mode

Users that are interested in ethernet_tri_mode are comparing it to the libraries listed below

• freecores / mips_16

  View on GitHub
  Educational 16-bit MIPS Processor
  ☆18Feb 16, 2019Updated 6 years ago
• ultraembedded / altor32

  View on GitHub
  AltOr32 - Alternative Lightweight OpenRisc CPU
  ☆13Dec 17, 2015Updated 10 years ago
• freecores / udp_ip_stack

  View on GitHub
  1G eth UDP / IP Stack
  ☆10Jul 17, 2014Updated 11 years ago
• ZipCPU / wbsata

  View on GitHub
  Wishbone SATA Controller
  ☆24Oct 16, 2025Updated 4 months ago
• freecores / reed_solomon_decoder

  View on GitHub
  Reed Solomon Decoder (204,188)
  ☆12Jul 17, 2014Updated 11 years ago
• aniketnk / circular-queue-verilog

  View on GitHub
  Implementation of a circular queue in hardware using verilog.
  ☆17Mar 22, 2019Updated 6 years ago
• freecores / wdsp

  View on GitHub
  DSP WishBone Compatible Cores
  ☆14Jul 17, 2014Updated 11 years ago
• freecores / mac_layer_switch

  View on GitHub
  100 MB/s Ethernet MAC Layer Switch
  ☆15Jul 17, 2014Updated 11 years ago
• freecores / sha3

  View on GitHub
  SHA3 (KECCAK)
  ☆18Jul 17, 2014Updated 11 years ago
• freecores / wb_dma

  View on GitHub
  WISHBONE DMA/Bridge IP Core
  ☆18Jul 17, 2014Updated 11 years ago
• RedFlag2017 / rs-codec

  View on GitHub
  Reed Solomon Encoder and Decoder Digital IP
  ☆21Jun 14, 2020Updated 5 years ago
• freecores / axi_master

  View on GitHub
  Generic AXI master stub
  ☆19Jul 17, 2014Updated 11 years ago
• freecores / uart2spi

  View on GitHub
  UART To SPI
  ☆19Jul 17, 2014Updated 11 years ago
• freecores / 1000base-x

  View on GitHub
  1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)
  ☆25Jul 17, 2014Updated 11 years ago
• PS-FPGA / ps-fpga

  View on GitHub
  The PS-FPGA project (top level)
  ☆24May 12, 2021Updated 4 years ago
• freecores / ethmac

  View on GitHub
  Ethernet MAC 10/100 Mbps
  ☆83Oct 2, 2019Updated 6 years ago
• ahegazy / mips-cpu

  View on GitHub
  A verilog implementation of MIPS ISA.
  ☆18Jul 7, 2019Updated 6 years ago
• hakan-demirli / PID-FPGA

  View on GitHub
  PID controller on an FPGA with custom RS232 addressing protocol.
  ☆25Sep 7, 2021Updated 4 years ago
• freecores / dvb_s2_ldpc_decoder

  View on GitHub
  DVB-S2 LDPC Decoder
  ☆29Jul 17, 2014Updated 11 years ago
• yasnakateb / PipelinedARM

  View on GitHub
  💎 A 32-bit ARM Processor Implementation in Verilog HDL
  ☆25Mar 21, 2022Updated 3 years ago
• ultraembedded / core_enet

  View on GitHub
  Ethernet MAC 10/100 Mbps
  ☆31Oct 31, 2021Updated 4 years ago
• freecores / round_robin_arbiter

  View on GitHub
  round robin arbiter
  ☆78Jul 17, 2014Updated 11 years ago
• ajackevic / ELEC5882

  View on GitHub
  The Design and Implementation of a Pulse Compression Filter on an FPGA.
  ☆33Aug 7, 2021Updated 4 years ago
• Quickeman / DrumPi

  View on GitHub
  A drum machine made using a Raspberry Pi.
  ☆12Apr 19, 2021Updated 4 years ago
• Arlet / verilog-65C02-fsm

  View on GitHub
  ☆32Jul 9, 2022Updated 3 years ago
• freecores / pipelined_fft_256

  View on GitHub
  Pipelined FFT/IFFT 256 points processor
  ☆10Jul 17, 2014Updated 11 years ago
• navidadelpour / ARM-CPU

  View on GitHub
  ARM-CPU implemented verilog
  ☆29Jan 13, 2024Updated 2 years ago
• Mario-Hero / Async-Karin

  View on GitHub
  Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…
  ☆30Dec 14, 2020Updated 5 years ago
• alfikpl / aoR3000

  View on GitHub
  The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…
  ☆45Aug 11, 2014Updated 11 years ago
• suisuisi / basic_systemverilog

  View on GitHub
  Must-have verilog systemverilog modules
  ☆37May 1, 2022Updated 3 years ago
• OpenPOWERFoundation / a2o

  View on GitHub
  The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …
  ☆53May 16, 2025Updated 9 months ago
• OpenBanboo / High-Performance-ALU

  View on GitHub
  RTL Design and Implementation of High Performance Algorithm Logic Units
  ☆15Oct 1, 2019Updated 6 years ago
• sangwoojun / bluedbm

  View on GitHub
  BlueDBM hw/sw implementation using the bluespecpcie PCIe library
  ☆12Dec 25, 2022Updated 3 years ago
• riscvarchive / riscv-zfinx

  View on GitHub
  ☆12Feb 15, 2024Updated 2 years ago
• n64-tools / cmake-demo-rom

  View on GitHub
  ROM built with CMake
  ☆11Jan 24, 2023Updated 3 years ago
• Mi-V-Soft-RISC-V / miv-rv32-bare-metal-examples

  View on GitHub
  ☆12Aug 7, 2025Updated 6 months ago
• Rajandeep / RSA-CRYPTOSYSTEM-using-verilog

  View on GitHub
  ☆12Aug 26, 2016Updated 9 years ago
• Starrynightzyq / Fractional-N-DIV

  View on GitHub
  A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop
  ☆16Apr 25, 2021Updated 4 years ago
• Bowen-0x00 / cordic-algorithm-verilog

  View on GitHub
  使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。
  ☆11Mar 22, 2024Updated last year