10_100_1000 Mbps tri-mode ethernet MAC
☆11Jul 17, 2014Updated 12 years ago
Alternatives and similar repositories for ethernet_tri_mode
Users that are interested in ethernet_tri_mode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ethernet MAC 10/100 Mbps☆92Oct 2, 2019Updated 7 years ago
- Implementation of a circular queue in hardware using verilog.☆18Mar 22, 2019Updated 7 years ago
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- Our contribution to the AMD Open Hardware Contest: A ML-based Deep Packet Inspection for RDMA-networking on FPGAs☆13May 6, 2026Updated 6 months ago
- APB Logic☆29Sep 24, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- unsigned Radix-2 SRT division,基2除法☆17May 12, 2015Updated 11 years ago
- PID controller on an FPGA with custom RS232 addressing protocol.☆27Sep 7, 2021Updated 5 years ago
- ☆10Aug 25, 2021Updated 5 years ago
- APB to I2C☆45Jul 17, 2014Updated 12 years ago
- Ethernet MAC 10/100 Mbps☆39Oct 31, 2021Updated 5 years ago
- Educational 16-bit MIPS Processor☆17Feb 16, 2019Updated 7 years ago
- OpenMIPS——《自己动手写CPU》处理器部分☆22Mar 4, 2017Updated 9 years ago
- LLM-Assisted FPGA Design for Carrier Frequency Offset Estimation☆11Sep 5, 2025Updated last year
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆11Jul 16, 2020Updated 6 years ago
- Reed Solomon Encoder and Decoder Digital IP☆22Jun 14, 2020Updated 6 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆37Aug 7, 2021Updated 5 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 9 years ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Ethernet 10GE MAC☆47Jul 17, 2014Updated 12 years ago
- The PS-FPGA project (top level)☆28May 12, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This is the main repository for the CHIPS Alliance OpenPRoT project☆19Updated this week
- spike-vp☆13Feb 5, 2024Updated 2 years ago
- The Subutai™ Router open hardware project sources.☆16Oct 2, 2017Updated 9 years ago
- myblog☆11May 6, 2021Updated 5 years ago
- ☆15Jul 25, 2017Updated 9 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Dec 14, 2020Updated 5 years ago
- ☆13Jun 10, 2026Updated 4 months ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- idb2pat plugin, fixed to work with IDA 6.2☆23Oct 8, 2011Updated 15 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- RTL modbus rtu slave for FPGA☆14Apr 29, 2022Updated 4 years ago
- ☆14Jun 29, 2026Updated 4 months ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 10 years ago
- Wishbone controller for a MEMs microphone☆16Mar 18, 2020Updated 6 years ago
- Post Quantum Cryptography☆17Updated this week
- Typhoon GPU on FPGA☆13Aug 22, 2019Updated 7 years ago
- ☆16Oct 5, 2026Updated last month