freecores / mac_layer_switchLinks
100 MB/s Ethernet MAC Layer Switch
☆15Updated 11 years ago
Alternatives and similar repositories for mac_layer_switch
Users that are interested in mac_layer_switch are comparing it to the libraries listed below
Sorting:
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Generic AXI to AHB bridge☆17Updated 11 years ago
- UART -> AXI Bridge☆67Updated 4 years ago
- I2C controller core☆47Updated 2 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated 2 years ago
- Reed Solomon Decoder (204,188)☆12Updated 11 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆52Updated 2 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆46Updated 9 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- Verilog I2C Slave☆24Updated 11 years ago
- APB to I2C☆43Updated 11 years ago
- Implementation of the PCIe physical layer☆57Updated 4 months ago
- I2C Slave☆14Updated 11 years ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆88Updated last year
- Ethernet 10GE MAC☆46Updated 11 years ago
- Verilog SPI master and slave☆62Updated 9 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆92Updated 3 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆46Updated 4 years ago
- ☆79Updated 3 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆158Updated 9 months ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆41Updated 2 months ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- ☆38Updated 10 years ago