freecores / mac_layer_switchLinks
100 MB/s Ethernet MAC Layer Switch
☆15Updated 10 years ago
Alternatives and similar repositories for mac_layer_switch
Users that are interested in mac_layer_switch are comparing it to the libraries listed below
Sorting:
- Generic AXI to AHB bridge☆17Updated 10 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- ☆36Updated 9 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆19Updated 8 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- ☆21Updated 5 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- Implementation of the PCIe physical layer☆40Updated 2 weeks ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- ☆14Updated 5 years ago
- ☆31Updated 5 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆25Updated 8 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- ☆64Updated 2 years ago
- Verilog I2C Slave☆23Updated 10 years ago
- PCIE 5.0 Graduation project (Verification Team)☆72Updated last year
- ☆20Updated 2 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- I2C controller core☆43Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- USB 2.0 Device IP Core☆67Updated 7 years ago