freecores / mac_layer_switchLinks
100 MB/s Ethernet MAC Layer Switch
☆15Updated 11 years ago
Alternatives and similar repositories for mac_layer_switch
Users that are interested in mac_layer_switch are comparing it to the libraries listed below
Sorting:
- Generic AXI to AHB bridge☆17Updated 11 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Implementation of the PCIe physical layer☆48Updated 2 months ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated 2 years ago
- I2C controller core☆46Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- Reed Solomon Decoder (204,188)☆12Updated 11 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- ☆37Updated 10 years ago
- Ethernet 10GE MAC☆45Updated 11 years ago
- ☆79Updated 3 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆46Updated 9 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- ☆23Updated 2 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- AXI Interconnect☆53Updated 4 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆60Updated 3 years ago
- APB to I2C☆43Updated 11 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- Verilog I2C Slave☆23Updated 11 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆16Updated 3 years ago
- Verification IP for APB protocol☆69Updated 4 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆28Updated 8 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆39Updated 2 weeks ago