100 MB/s Ethernet MAC Layer Switch
☆15Jul 17, 2014Updated 12 years ago
Alternatives and similar repositories for mac_layer_switch
Users that are interested in mac_layer_switch are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Ethernet Switch (layer 2)☆60Oct 18, 2023Updated 2 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- 1G eth UDP / IP Stack☆10Jul 17, 2014Updated 12 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆35Sep 17, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆30May 11, 2021Updated 5 years ago
- AES☆16Oct 4, 2022Updated 4 years ago
- An Ethernet MAC conforming to IEEE 802.3☆24May 13, 2017Updated 9 years ago
- ☆10Jul 29, 2018Updated 8 years ago
- A simple program that serves a serial port over TCP☆12Nov 8, 2018Updated 7 years ago
- Mirror of GNU FreeIPMI Git Repo - http://savannah.gnu.org/projects/freeipmi/. I maintain the upstream of FreeIPMI and can accept Github …☆15Updated this week
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 12 years ago
- Ethernet 10GE MAC☆47Jul 17, 2014Updated 12 years ago
- Ethernet MAC for the Digilent Nexys 4 DDR FPGA.☆30Aug 21, 2018Updated 8 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆12Dec 28, 2022Updated 3 years ago
- The developed solution for designing an affordable manipulator to be used for teaching proposes where students get to use an FPGA and the…☆12Oct 3, 2023Updated 3 years ago
- AHB DMA 32 / 64 bits☆64Jul 17, 2014Updated 12 years ago
- Ethernet MAC 10/100 Mbps☆90Oct 2, 2019Updated 7 years ago
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆25Jul 17, 2014Updated 12 years ago
- FOC in FPGA implementation using MATLAB Simulink VDH code generation☆16Jul 3, 2020Updated 6 years ago
- Ethernet switch implementation written in Verilog☆66Jun 13, 2023Updated 3 years ago
- An OpenFlow implementation for the NetFPGA-10G card☆20Feb 18, 2015Updated 11 years ago
- AXI DMA 32 / 64 bits☆130Jul 17, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Project in course “FPGA Design for Communication Systems”☆16Dec 30, 2023Updated 2 years ago
- ☆18Nov 4, 2024Updated last year
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- xilinx的zynq开源硬件和软件☆19Aug 11, 2020Updated 6 years ago
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆37Aug 30, 2025Updated last year
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆20Nov 10, 2017Updated 8 years ago
- Hardware Assisted IEEE 1588 IP Core☆29Jul 17, 2014Updated 12 years ago
- Typhoon GPU on FPGA☆13Aug 22, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Precise Point Positioning Library☆12Dec 2, 2020Updated 5 years ago
- EtherPIPE: an Ethernet character device for packet processing☆17Dec 27, 2014Updated 11 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆15May 16, 2021Updated 5 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆13Jul 14, 2024Updated 2 years ago
- Implementation of a circular queue in hardware using verilog.☆18Mar 22, 2019Updated 7 years ago