100 MB/s Ethernet MAC Layer Switch
☆15Jul 17, 2014Updated 12 years ago
Alternatives and similar repositories for mac_layer_switch
Users that are interested in mac_layer_switch are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Ethernet Switch (layer 2)☆60Oct 18, 2023Updated 3 years ago
- Ethernet switch implementation written in Verilog☆66Jun 13, 2023Updated 3 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆35Sep 17, 2019Updated 7 years ago
- NetFPGA 1G CML Live development repository☆14Jun 23, 2020Updated 6 years ago
- ☆30May 11, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆39Oct 19, 2026Updated last week
- ☆10Jul 29, 2018Updated 8 years ago
- A simple program that serves a serial port over TCP☆12Nov 8, 2018Updated 7 years ago
- An Ethernet MAC conforming to IEEE 802.3☆24May 13, 2017Updated 9 years ago
- Mirror of GNU FreeIPMI Git Repo - http://savannah.gnu.org/projects/freeipmi/. I maintain the upstream of FreeIPMI and can accept Github …☆16Oct 14, 2026Updated 2 weeks ago
- ☆12Dec 28, 2022Updated 3 years ago
- The developed solution for designing an affordable manipulator to be used for teaching proposes where students get to use an FPGA and the…☆12Oct 3, 2023Updated 3 years ago
- Ethernet MAC for the Digilent Nexys 4 DDR FPGA.☆30Aug 21, 2018Updated 8 years ago
- 1G eth UDP / IP Stack☆10Jul 17, 2014Updated 12 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AXI DMA 32 / 64 bits☆130Jul 17, 2014Updated 12 years ago
- This MATLAB package include code and data for the execution of several difference imaging algorithms applied on dynamic thoracic imaging.…☆10May 16, 2023Updated 3 years ago
- An OpenFlow implementation for the NetFPGA-10G card☆20Feb 18, 2015Updated 11 years ago
- Project in course “FPGA Design for Communication Systems”☆16Dec 30, 2023Updated 2 years ago
- This Repository contains the Implementation of the AMBA APB4 Protocol with Verilog, featuring an APB master, APB slave with cache memory,…☆18Sep 5, 2024Updated 2 years ago
- UVM Testbench for a SRAM☆14Dec 18, 2020Updated 5 years ago
- FOC in FPGA implementation using MATLAB Simulink VDH code generation☆16Jul 3, 2020Updated 6 years ago
- 实现带有BD（Buffer Description缓存描述符）的四通道DMA控制器设计，每个通道包括配置寄存器模块，源端控制模 块，缓存模块和目的端控制模块☆12Sep 12, 2023Updated 3 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- EtherPIPE: an Ethernet character device for packet processing☆17Dec 27, 2014Updated 11 years ago
- xilinx的zynq开源硬件和软件☆19Aug 11, 2020Updated 6 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆49Jan 14, 2021Updated 5 years ago
- Verilog I2C Slave☆26Aug 11, 2014Updated 12 years ago
- RapidIO Remote Memory Access Platform software☆17May 11, 2017Updated 9 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- Precise Point Positioning Library☆13Dec 2, 2020Updated 5 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆15May 16, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆20Nov 10, 2017Updated 8 years ago
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- ☆20Sep 9, 2021Updated 5 years ago
- A MATLAB code package to perform Weighted Sparse Bayesian Learning for EIT using Bound-Optimization. Allows parametrization, compares qua…☆16Jun 18, 2023Updated 3 years ago
- ☆27Jun 12, 2022Updated 4 years ago
- FPGA implementation of Real-time Ethernet communication using RMII Interface☆14Sep 18, 2014Updated 12 years ago
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆41Aug 30, 2025Updated last year