freecores / mac_layer_switchLinks
100 MB/s Ethernet MAC Layer Switch
☆15Updated 11 years ago
Alternatives and similar repositories for mac_layer_switch
Users that are interested in mac_layer_switch are comparing it to the libraries listed below
Sorting:
- Generic AXI to AHB bridge☆17Updated 11 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- UART -> AXI Bridge☆61Updated 4 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- I2C controller core☆47Updated 2 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆15Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆78Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Ethernet 10GE MAC☆45Updated 11 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- Implementation of the PCIe physical layer☆47Updated 3 weeks ago
- Reed Solomon Decoder (204,188)☆12Updated 11 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- APB to I2C☆43Updated 11 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆38Updated 4 years ago
- ☆36Updated 9 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆44Updated last year
- Fully parametrizable combinatorial parallel LFSR/CRC module☆152Updated 5 months ago
- ☆73Updated 3 years ago
- Verilog SPI master and slave☆57Updated 9 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- AHB3-Lite Interconnect☆90Updated last year
- I2C Slave☆13Updated 11 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Updated 10 years ago