100 MB/s Ethernet MAC Layer Switch
☆15Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for mac_layer_switch
Users that are interested in mac_layer_switch are comparing it to the libraries listed below
Sorting:
- Verilog Ethernet Switch (layer 2)☆51Oct 18, 2023Updated 2 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- ☆17Nov 4, 2024Updated last year
- Ethernet 10GE MAC☆46Jul 17, 2014Updated 11 years ago
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆24Jul 17, 2014Updated 11 years ago
- Ethernet MAC 10/100 Mbps☆84Oct 2, 2019Updated 6 years ago
- An Ethernet MAC conforming to IEEE 802.3☆24May 13, 2017Updated 8 years ago
- AHB DMA 32 / 64 bits☆59Jul 17, 2014Updated 11 years ago
- round robin arbiter☆78Jul 17, 2014Updated 11 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Jul 17, 2014Updated 11 years ago
- AXI DMA 32 / 64 bits☆124Jul 17, 2014Updated 11 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- Ethernet MAC for the Digilent Nexys 4 DDR FPGA.☆30Aug 21, 2018Updated 7 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆35Sep 17, 2019Updated 6 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Jan 27, 2026Updated last month
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- 一个基于ModBus RTU协议的PLC继电器从站☆11Dec 2, 2015Updated 10 years ago
- Supports Banana Pi BPI-F2S / BPI-F2P (SP7021) (uboot-2019.04 + Kernel 5.4.35)☆12Dec 27, 2020Updated 5 years ago
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- ☆13Aug 7, 2025Updated 6 months ago
- ☆40Jan 23, 2024Updated 2 years ago
- TOF10120 uart lib☆10Feb 21, 2019Updated 7 years ago
- 经典的嵌入式OS - ucos-II 2.52版本全注释,仅供学习交流使用。☆12Oct 16, 2019Updated 6 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 4 years ago
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago
- Arizona State University CSE320☆11Mar 22, 2015Updated 10 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- ZPU - the worlds smallest 32 bit CPU with GCC toolchain☆16Jul 17, 2014Updated 11 years ago
- Demonstration of using Doxygen to generate documentation for C++ code. Credits to Brent Nash.☆13May 20, 2013Updated 12 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆15May 16, 2021Updated 4 years ago
- CGMiner 3.72 with GridSeed GC3355 support☆30May 8, 2014Updated 11 years ago
- ☆42Jan 14, 2022Updated 4 years ago