freecores / mac_layer_switchLinks
100 MB/s Ethernet MAC Layer Switch
☆15Updated 11 years ago
Alternatives and similar repositories for mac_layer_switch
Users that are interested in mac_layer_switch are comparing it to the libraries listed below
Sorting:
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Generic AXI to AHB bridge☆17Updated 11 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated 2 years ago
- Reed Solomon Decoder (204,188)☆12Updated 11 years ago
- Ethernet 10GE MAC☆46Updated 11 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- I2C controller core☆46Updated 2 years ago
- ☆38Updated 10 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- ☆25Updated 3 months ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆46Updated 9 years ago
- Verilog I2C Slave☆24Updated 11 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- ☆79Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- UART To SPI☆18Updated 11 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- Verilog SPI master and slave☆60Updated 9 years ago
- APB to I2C☆43Updated 11 years ago
- USB 2.0 Device IP Core☆71Updated 8 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆62Updated 3 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 8 months ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago