freecores / mac_layer_switchLinks
100 MB/s Ethernet MAC Layer Switch
☆15Updated 11 years ago
Alternatives and similar repositories for mac_layer_switch
Users that are interested in mac_layer_switch are comparing it to the libraries listed below
Sorting:
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- Generic AXI to AHB bridge☆17Updated 11 years ago
- ☆36Updated 10 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- Ethernet 10GE MAC☆45Updated 11 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆154Updated 5 months ago
- APB to I2C☆44Updated 11 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆16Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- ☆76Updated 3 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- I2C controller core☆47Updated 2 years ago
- Verilog SPI master and slave☆57Updated 9 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆38Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆87Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Implementation of the PCIe physical layer☆49Updated last month
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43Updated 5 years ago
- AHB3-Lite Interconnect☆90Updated last year
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- ☆72Updated 3 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- ☆31Updated 5 years ago