freecores / ethmacLinks
Ethernet MAC 10/100 Mbps
☆82Updated 5 years ago
Alternatives and similar repositories for ethmac
Users that are interested in ethmac are comparing it to the libraries listed below
Sorting:
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- I2C controller core☆43Updated 2 years ago
- ☆64Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- Implementation of the PCIe physical layer☆40Updated 2 weeks ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- SDRAM controller with AXI4 interface☆93Updated 5 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆147Updated 3 months ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- ☆36Updated 9 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆72Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago