freecores / ethmacLinks
Ethernet MAC 10/100 Mbps
☆84Updated 6 years ago
Alternatives and similar repositories for ethmac
Users that are interested in ethmac are comparing it to the libraries listed below
Sorting:
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- I2C controller core☆46Updated 2 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- ☆79Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Ethernet 10GE MAC☆46Updated 11 years ago
- USB 2.0 Device IP Core☆70Updated 8 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆130Updated 5 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆75Updated last year
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- Verilog SPI master and slave☆60Updated 9 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 7 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- IP operations in verilog (simulation and implementation on ice40)☆61Updated 6 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆65Updated 5 months ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 9 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆68Updated 4 years ago
- UART 16550 core☆37Updated 11 years ago