freecores / apbi2cLinks
APB to I2C
☆44Updated 11 years ago
Alternatives and similar repositories for apbi2c
Users that are interested in apbi2c are comparing it to the libraries listed below
Sorting:
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- Generic AXI to AHB bridge☆17Updated 11 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆105Updated 7 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- UVM AHB VIP☆86Updated 9 months ago
- Verification IP for APB protocol☆68Updated 4 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆49Updated 5 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆55Updated 5 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆65Updated last year
- ☆36Updated 10 years ago
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆63Updated 2 years ago
- AXI Interconnect☆52Updated 4 years ago
- An uvm verification env for ahb2apb bridge☆54Updated 4 years ago
- Verification IP for I2C protocol☆48Updated 3 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆96Updated 2 years ago
- SystemVerilog VIP for AMBA APB protocol☆78Updated 3 years ago
- UART design in SV and verification using UVM and SV☆47Updated 5 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆147Updated 7 years ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆123Updated 7 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆35Updated 5 years ago
- This is the repository for the IEEE version of the book☆70Updated 4 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆106Updated 7 months ago
- ☆47Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆60Updated last year
- round robin arbiter☆75Updated 11 years ago