freecores / apbi2cView external linksLinks
APB to I2C
☆43Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for apbi2c
Users that are interested in apbi2c are comparing it to the libraries listed below
Sorting:
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 6 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 11 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- UART To SPI☆19Jul 17, 2014Updated 11 years ago
- SPI interface connect to APB BUS with Verilog HDL☆39Jun 27, 2021Updated 4 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- ☆11Jul 28, 2022Updated 3 years ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 3 months ago
- ☆48Nov 3, 2023Updated 2 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- ☆55Jun 19, 2021Updated 4 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆11Aug 21, 2023Updated 2 years ago
- ☆11Jun 28, 2020Updated 5 years ago
- Video compression systems☆24Jul 17, 2014Updated 11 years ago
- I2C controller core☆49Jan 1, 2023Updated 3 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆26Mar 26, 2020Updated 5 years ago
- SpaceWire☆14Jul 17, 2014Updated 11 years ago
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- ☆13Jul 5, 2019Updated 6 years ago
- Extended and external tests for Verilator testing☆17Jan 25, 2026Updated 3 weeks ago
- I2C master/slave Core☆14Jul 17, 2014Updated 11 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 10 months ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- SPI core☆12Jul 17, 2014Updated 11 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Jul 7, 2018Updated 7 years ago
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 2 years ago
- UDP/IP Core☆12Jul 17, 2014Updated 11 years ago
- An example Python-based MDV testbench for apbi2c core☆30Jul 31, 2024Updated last year
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated last year
- Arm Cortex-M0 based Customizable SoC for IoT Applications☆16Nov 4, 2020Updated 5 years ago