ZipCPU / axidmacheck
AXI DMA Check: A utility to measure DMA speeds in simulation
☆12Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for axidmacheck
- SystemVerilog Logger☆16Updated last year
- AXI4-Compatible Verilog Cores, along with some helper modules.☆15Updated 4 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆13Updated 2 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Python/Simulator integration using procedure calls☆9Updated 4 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆11Updated 9 years ago
- APB Logic☆12Updated 8 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆15Updated last year
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆10Updated last week
- WISHBONE Interconnect☆10Updated 7 years ago
- Common SystemVerilog RTL modules for RgGen☆11Updated 5 months ago
- ☆16Updated 5 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆9Updated last year
- Generate UVM testbench framework template files with Python 3☆21Updated 4 years ago
- IP-core package generator for AXI4/Avalon☆21Updated 5 years ago
- Generic AXI master stub☆19Updated 10 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 6 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆17Updated 5 years ago
- CORE-V MCU UVM Environment and Test Bench☆17Updated 3 months ago
- ☆20Updated 5 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆12Updated 9 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆15Updated 6 months ago
- DMA core compatible with AHB3-Lite☆10Updated 5 years ago
- Andes Vector Extension support added to riscv-dv☆14Updated 4 years ago
- TCL framework to package Vivado IP-Cores☆14Updated 2 years ago
- Direct Access Memory for MPSoC☆12Updated last week
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 3 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆29Updated 3 years ago