ZipCPU / axidmacheckLinks
AXI DMA Check: A utility to measure DMA speeds in simulation
☆15Updated 7 months ago
Alternatives and similar repositories for axidmacheck
Users that are interested in axidmacheck are comparing it to the libraries listed below
Sorting:
- SystemVerilog Logger☆18Updated 2 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆15Updated last year
- Simple demo showing how to use the ping pong FIFO☆15Updated 9 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆16Updated last year
- UVM testbench for verifying the Pulpino SoC☆14Updated 5 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- ☆16Updated 6 years ago
- Generic AXI master stub☆19Updated 11 years ago
- APB Logic☆19Updated 3 weeks ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆19Updated 3 years ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Updated 7 years ago
- Verification IP for Watchdog☆11Updated 4 years ago
- Various low power labs using sky130☆13Updated 3 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆12Updated 10 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 4 years ago
- ☆21Updated 5 years ago
- Direct Access Memory for MPSoC☆13Updated 3 months ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- UVM Clock and Reset Agent☆13Updated 8 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- Verification IP for UART protocol☆20Updated 5 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 7 years ago