ZipCPU / axidmacheckLinks
AXI DMA Check: A utility to measure DMA speeds in simulation
☆15Updated 10 months ago
Alternatives and similar repositories for axidmacheck
Users that are interested in axidmacheck are comparing it to the libraries listed below
Sorting:
- Simple demo showing how to use the ping pong FIFO☆15Updated 9 years ago
- SystemVerilog Logger☆18Updated 2 months ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Updated 5 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆18Updated 2 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆16Updated 2 years ago
- WISHBONE Interconnect☆11Updated 8 years ago
- ☆13Updated 9 months ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆20Updated 4 years ago
- Generic AXI master stub☆19Updated 11 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- APB Logic☆22Updated 3 weeks ago
- ☆16Updated 6 years ago
- Verification IP for Watchdog☆12Updated 4 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Updated 10 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 10 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Updated 4 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- ☆21Updated 5 years ago
- Verification IP for UART protocol☆20Updated 5 years ago
- UVM testbench for verifying the Pulpino SoC☆14Updated 5 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Updated 6 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- ☆12Updated 10 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆15Updated 5 years ago
- Verification of Ethernet Switch System Verilog☆11Updated 9 years ago
- ☆22Updated 6 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆26Updated last month
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Updated 11 years ago
- Direct Access Memory for MPSoC☆13Updated 3 weeks ago