visky2096 / AHB-to-I2C
Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C master and I2c slave. The RTL and all the test benches are written in [VERILOG]
☆20Updated 5 years ago
Related projects: ⓘ
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆15Updated 10 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆19Updated 2 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆18Updated 4 years ago
- DDR3 function verification environment in UVM☆21Updated 6 years ago
- ☆20Updated 3 years ago
- APB to I2C☆39Updated 10 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆32Updated 2 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆21Updated 4 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆13Updated 6 years ago
- AHB to APB Bridge VIP☆28Updated 5 years ago
- An uvm verification env for ahb2apb bridge☆45Updated 3 years ago
- AXI Interconnect☆44Updated 3 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆20Updated 2 years ago
- Verification IP for APB protocol☆55Updated 3 years ago
- Maven Silicon Project☆16Updated 5 years ago
- SPI interface connect to APB BUS with Verilog HDL☆23Updated 3 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆10Updated 3 years ago
- UART design in SV and verification using UVM and SV☆38Updated 4 years ago
- ☆14Updated last year
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆24Updated last year
- Verification IP for I2C protocol☆36Updated 2 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆34Updated 7 years ago
- ☆32Updated 9 years ago
- 异步FIFO的内部实现☆23Updated 6 years ago
- ☆13Updated 2 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆11Updated 2 years ago
- Verification IP for SPI protocol☆16Updated 4 years ago
- UVM Testbench for synchronus fifo☆15Updated 4 years ago
- ☆18Updated 9 years ago
- ☆13Updated 2 years ago