visky2096 / AHB-to-I2CLinks
Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C master and I2c slave. The RTL and all the test benches are written in [VERILOG]
☆22Updated 6 years ago
Alternatives and similar repositories for AHB-to-I2C
Users that are interested in AHB-to-I2C are comparing it to the libraries listed below
Sorting:
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 10 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- Verification IP for APB protocol☆66Updated 4 years ago
- DDR3 function verification environment in UVM☆25Updated 7 years ago
- An uvm verification env for ahb2apb bridge☆54Updated 4 years ago
- AXI Interconnect☆50Updated 3 years ago
- Maven Silicon Project☆19Updated 6 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- ☆20Updated 2 years ago
- ☆25Updated 4 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆14Updated 3 years ago
- Verification IP for SPI protocol☆18Updated 4 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- ☆36Updated 9 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆22Updated 5 months ago
- APB to I2C☆42Updated 10 years ago
- Verification IP for I2C protocol☆46Updated 3 years ago
- AHB to APB Bridge VIP☆29Updated 6 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆13Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆78Updated last year
- ☆40Updated last year
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆33Updated 5 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- Verification IP for APB protocol☆28Updated 4 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆41Updated 5 years ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆32Updated 4 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago