Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C master and I2c slave. The RTL and all the test benches are written in [VERILOG]
☆22Feb 25, 2019Updated 7 years ago
Alternatives and similar repositories for AHB-to-I2C
Users that are interested in AHB-to-I2C are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- APB to I2C☆43Jul 17, 2014Updated 11 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 11 years ago
- General Purpose IO with APB4 interface☆15May 10, 2024Updated last year
- ☆19Aug 11, 2022Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆22Jan 14, 2018Updated 8 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- AHB-APB Bridge RTL Design☆15Apr 19, 2018Updated 7 years ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 10 years ago
- ☆21Sep 26, 2025Updated 6 months ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- round robin arbiter☆78Jul 17, 2014Updated 11 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- 关于CIC滤波器、ISOP补偿器、HB滤波器的相关Matlab仿真与FPGA工程☆14Dec 25, 2023Updated 2 years ago
- ☆11Mar 10, 2023Updated 3 years ago
- AXI DMA 32 / 64 bits☆124Jul 17, 2014Updated 11 years ago
- VIP for AXI Protocol☆166May 24, 2022Updated 3 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- amba3 apb/axi vip☆52Feb 24, 2015Updated 11 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆33Feb 7, 2025Updated last year
- In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the prefer…☆20Apr 11, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- ☆75Jan 19, 2016Updated 10 years ago
- ☆20Aug 22, 2022Updated 3 years ago
- An uvm verification env for ahb2apb bridge☆57Apr 9, 2021Updated 4 years ago
- This is for uvm_tb_gen☆52Feb 13, 2025Updated last year
- I2C controller core☆49Jan 1, 2023Updated 3 years ago
- AHB DMA 32 / 64 bits☆59Jul 17, 2014Updated 11 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- Cortex-M0 DesignStart Wrapper☆23Aug 11, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆14Aug 7, 2022Updated 3 years ago
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 7 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- AXI总线连接器☆105Mar 26, 2020Updated 6 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆16Jun 20, 2022Updated 3 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 8 years ago
- 400 nm SiO2 capacitor simulation of interface trap formation with state transitions in Sentaurus TCAD☆15May 26, 2017Updated 8 years ago