visky2096 / AHB-to-I2CLinks
Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C master and I2c slave. The RTL and all the test benches are written in [VERILOG]
☆22Updated 6 years ago
Alternatives and similar repositories for AHB-to-I2C
Users that are interested in AHB-to-I2C are comparing it to the libraries listed below
Sorting:
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- Verification IP for APB protocol☆66Updated 4 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- DDR3 function verification environment in UVM☆25Updated 7 years ago
- APB to I2C☆41Updated 10 years ago
- An uvm verification env for ahb2apb bridge☆53Updated 4 years ago
- ☆25Updated 4 years ago
- AXI Interconnect☆49Updated 3 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆21Updated 3 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆32Updated 2 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆13Updated 4 years ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆14Updated 2 years ago
- AHB to APB Bridge VIP☆29Updated 6 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆32Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- ☆14Updated 2 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆90Updated last year
- SPI interface connect to APB BUS with Verilog HDL☆32Updated 3 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- ☆40Updated last year
- ☆36Updated 9 years ago
- Verification IP for APB protocol☆26Updated 4 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- UVM Testbench for synchronus fifo☆17Updated 4 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆25Updated 8 years ago
- Verification IP for I2C protocol☆45Updated 3 years ago