lucky-wfw / ARM_AMBA_Design
Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
☆120Updated 3 years ago
Alternatives and similar repositories for ARM_AMBA_Design:
Users that are interested in ARM_AMBA_Design are comparing it to the libraries listed below
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆168Updated 6 years ago
- VIP for AXI Protocol☆131Updated 2 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆113Updated 7 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆148Updated 5 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆101Updated 3 months ago
- UVM examples and projects☆131Updated 6 years ago
- UVM AHB VIP☆83Updated 5 months ago
- 数字IC秋招项目、手撕代码☆35Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆201Updated last year
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆88Updated last year
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆139Updated 6 years ago
- uvm AXI BFM(bus functional model)☆244Updated 11 years ago
- AXI DMA 32 / 64 bits☆112Updated 10 years ago
- This is the main repository for all the examples for the book Practical UVM☆189Updated 4 years ago
- AXI总线连接器☆97Updated 5 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆58Updated last year
- A Framework for Design and Verification of Image Processing Applications using UVM☆96Updated 7 years ago
- Reference examples and short projects using UVM Methodology☆265Updated 2 years ago
- An uvm verification env for ahb2apb bridge☆50Updated 4 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆49Updated 4 years ago
- ☆67Updated 3 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆101Updated 11 years ago
- ☆43Updated 3 years ago
- AMBA bus lecture material☆428Updated 5 years ago
- ARM中通过APB总线连接的UART模块☆64Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆92Updated 4 years ago
- IC Verification & SV Demo☆52Updated 3 years ago
- AMBA AXI VIP☆394Updated 9 months ago
- Source code repo for UVM Tutorial for Candy Lovers☆185Updated 8 years ago