Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
☆150May 14, 2021Updated 5 years ago
Alternatives and similar repositories for ARM_AMBA_Design
Users that are interested in ARM_AMBA_Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AMBA bus lecture material☆562Jan 21, 2020Updated 6 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆87Oct 7, 2022Updated 4 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Jan 6, 2020Updated 6 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆33Oct 9, 2020Updated 6 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 10 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago
- ☆58Jun 19, 2021Updated 5 years ago
- amba3 apb/axi vip☆54Feb 24, 2015Updated 11 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆121Jul 2, 2023Updated 3 years ago
- SPI interface connect to APB BUS with Verilog HDL☆45Jun 27, 2021Updated 5 years ago
- AXI Interconnect☆59Aug 20, 2021Updated 5 years ago
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 12 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆41Dec 4, 2020Updated 5 years ago
- AMBA AXI VIP☆484Oct 1, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆51May 10, 2024Updated 2 years ago
- VIP for AXI Protocol☆187May 24, 2022Updated 4 years ago
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated 2 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆20Jun 24, 2021Updated 5 years ago
- This is the AXI-to-APB bridge which only supports convert AXI-32bit to APB-32 bit☆14Jul 10, 2020Updated 6 years ago
- Some design examples of Verilog about digital circuits☆35Nov 21, 2020Updated 5 years ago
- System Verilog and Emulation. Written all the five channels.☆36Mar 9, 2017Updated 9 years ago
- APB VIP (UVM)☆19Sep 6, 2018Updated 8 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Verification IP for APB protocol☆82Dec 18, 2020Updated 5 years ago
- ☆10Aug 12, 2021Updated 5 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 7 years ago
- To design test bench of the APB protocol☆21Dec 30, 2020Updated 5 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆140Nov 29, 2017Updated 8 years ago
- RTL Design and Verification☆24Jan 4, 2021Updated 5 years ago
- In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the prefer…☆22Apr 11, 2022Updated 4 years ago
- APB verification using UVM☆15Sep 7, 2026Updated last month
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆203Jul 23, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- ARM中通过APB总线连接的UART模块☆73Feb 21, 2020Updated 6 years ago
- I2C controller core☆56Jan 1, 2023Updated 3 years ago
- An 8 input interrupt controller written in Verilog.☆31Mar 22, 2012Updated 14 years ago
- Verification of UART design using UVM (Universal Verification Methodology) and SystemVerilog☆13Nov 17, 2020Updated 5 years ago
- APB Timer Unit☆14Oct 30, 2025Updated last year
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago