lucky-wfw / ARM_AMBA_DesignLinks
Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
☆134Updated 4 years ago
Alternatives and similar repositories for ARM_AMBA_Design
Users that are interested in ARM_AMBA_Design are comparing it to the libraries listed below
Sorting:
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆189Updated 7 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆134Updated 8 years ago
- VIP for AXI Protocol☆161Updated 3 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- UVM examples and projects☆151Updated 6 months ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆114Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆71Updated 3 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆157Updated 5 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆103Updated 2 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆116Updated 8 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆153Updated 7 years ago
- uvm AXI BFM(bus functional model)☆264Updated 12 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆234Updated 2 years ago
- This is the main repository for all the examples for the book Practical UVM☆212Updated 5 years ago
- UVM AHB VIP☆90Updated 3 months ago
- Reference examples and short projects using UVM Methodology☆286Updated 3 years ago
- AMBA AXI VIP☆435Updated last year
- UVM Testbench to verify serial transmission of data between SPI master and slave☆53Updated 5 years ago
- ☆52Updated 4 years ago
- An uvm verification env for ahb2apb bridge☆57Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆94Updated last year
- Novel GUI Based UVM Testbench Template Builder☆147Updated 4 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆64Updated 2 years ago
- AXI总线连接器☆105Updated 5 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆114Updated 11 years ago
- Verification IP for I2C protocol☆50Updated 4 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆204Updated 8 years ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆15Updated last year
- APB to I2C☆43Updated 11 years ago
- Router 1x3 design and uvm verification testbach and coverage report☆12Updated last year