lucky-wfw / ARM_AMBA_DesignView external linksLinks
Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
☆137May 14, 2021Updated 4 years ago
Alternatives and similar repositories for ARM_AMBA_Design
Users that are interested in ARM_AMBA_Design are comparing it to the libraries listed below
Sorting:
- AMBA bus lecture material☆508Jan 21, 2020Updated 6 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Jan 6, 2020Updated 6 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆74Oct 7, 2022Updated 3 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆31Oct 9, 2020Updated 5 years ago
- System Verilog and Emulation. Written all the five channels.☆35Mar 9, 2017Updated 8 years ago
- ☆55Jun 19, 2021Updated 4 years ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 11 years ago
- Some design examples of Verilog about digital circuits☆28Nov 21, 2020Updated 5 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 5 years ago
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆13Mar 26, 2024Updated last year
- AMBA AXI VIP☆447Jun 28, 2024Updated last year
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆25Mar 21, 2022Updated 3 years ago
- SPI interface connect to APB BUS with Verilog HDL☆39Jun 27, 2021Updated 4 years ago
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 13 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆43Aug 10, 2022Updated 3 years ago
- VIP for AXI Protocol☆164May 24, 2022Updated 3 years ago
- Verification IP for APB protocol☆75Dec 18, 2020Updated 5 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆191Jul 23, 2018Updated 7 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆31Nov 21, 2020Updated 5 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆105Jul 2, 2023Updated 2 years ago
- ☆20Nov 18, 2022Updated 3 years ago
- I2C controller core☆49Jan 1, 2023Updated 3 years ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 11 years ago
- amba3 apb/axi vip☆53Feb 24, 2015Updated 10 years ago
- ☆43Apr 26, 2024Updated last year
- AXI DMA 32 / 64 bits☆124Jul 17, 2014Updated 11 years ago
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆17Dec 12, 2025Updated 2 months ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆136Nov 29, 2017Updated 8 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Dec 4, 2020Updated 5 years ago
- Implementation of Sobel Filter in Verilog☆25Mar 10, 2017Updated 8 years ago
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆12Oct 8, 2017Updated 8 years ago