lucky-wfw / ARM_AMBA_DesignLinks
Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
☆130Updated 4 years ago
Alternatives and similar repositories for ARM_AMBA_Design
Users that are interested in ARM_AMBA_Design are comparing it to the libraries listed below
Sorting:
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆123Updated 7 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆176Updated 7 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆152Updated 5 years ago
- VIP for AXI Protocol☆148Updated 3 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆96Updated 2 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆106Updated 8 months ago
- UVM examples and projects☆142Updated 2 months ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆147Updated 7 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- UVM AHB VIP☆86Updated 9 months ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆64Updated 2 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆105Updated 7 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆214Updated 2 years ago
- uvm AXI BFM(bus functional model)☆256Updated 12 years ago
- This is the main repository for all the examples for the book Practical UVM☆201Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- Novel GUI Based UVM Testbench Template Builder☆141Updated 4 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆49Updated 5 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆65Updated last year
- An uvm verification env for ahb2apb bridge☆54Updated 4 years ago
- Reference examples and short projects using UVM Methodology☆278Updated 3 years ago
- AXI总线连接器☆103Updated 5 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆55Updated 5 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆109Updated 11 years ago
- Verification IP for I2C protocol☆48Updated 3 years ago
- AMBA AXI VIP☆417Updated last year
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆13Updated 8 months ago
- ☆47Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆31Updated last year
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago