lucky-wfw / ARM_AMBA_Design
Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
☆122Updated 4 years ago
Alternatives and similar repositories for ARM_AMBA_Design
Users that are interested in ARM_AMBA_Design are comparing it to the libraries listed below
Sorting:
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆169Updated 6 years ago
- VIP for AXI Protocol☆134Updated 2 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆115Updated 7 years ago
- UVM examples and projects☆135Updated 6 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆148Updated 5 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆103Updated 4 months ago
- AXI DMA 32 / 64 bits☆113Updated 10 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆141Updated 6 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆88Updated last year
- UVM AHB VIP☆83Updated 5 months ago
- 数字IC秋招项目、手撕代码☆35Updated last year
- A Framework for Design and Verification of Image Processing Applications using UVM☆98Updated 7 years ago
- This is the main repository for all the examples for the book Practical UVM☆192Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆203Updated last year
- uvm AXI BFM(bus functional model)☆246Updated 11 years ago
- AXI总线连接器☆97Updated 5 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- ☆42Updated 3 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆45Updated 4 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆102Updated 11 years ago
- Reference examples and short projects using UVM Methodology☆267Updated 2 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆50Updated 4 years ago
- ☆19Updated 5 years ago
- An uvm verification env for ahb2apb bridge☆50Updated 4 years ago
- Radix-4 1024 point fft in verilog☆10Updated 5 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆186Updated 8 years ago
- Novel GUI Based UVM Testbench Template Builder☆130Updated 4 years ago
- Verification IP for I2C protocol☆42Updated 3 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago