lucky-wfw / ARM_AMBA_Design
Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
☆116Updated 3 years ago
Alternatives and similar repositories for ARM_AMBA_Design:
Users that are interested in ARM_AMBA_Design are comparing it to the libraries listed below
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆164Updated 6 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆110Updated 7 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆145Updated 4 years ago
- AXI DMA 32 / 64 bits☆109Updated 10 years ago
- UVM examples and projects☆125Updated 6 years ago
- VIP for AXI Protocol☆122Updated 2 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆190Updated last year
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆99Updated 2 months ago
- UVM AHB VIP☆80Updated 3 months ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆138Updated 6 years ago
- uvm AXI BFM(bus functional model)☆238Updated 11 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆54Updated 2 years ago
- AXI总线连接器☆94Updated 4 years ago
- 数字IC秋招项目、手撕代码☆34Updated 10 months ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆83Updated last year
- A Framework for Design and Verification of Image Processing Applications using UVM☆92Updated 7 years ago
- This is the main repository for all the examples for the book Practical UVM☆183Updated 4 years ago
- ☆39Updated 3 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆57Updated last year
- Verification IP for I2C protocol☆41Updated 3 years ago
- AMBA bus lecture material☆406Updated 5 years ago
- An uvm verification env for ahb2apb bridge☆48Updated 3 years ago
- Novel GUI Based UVM Testbench Template Builder☆125Updated 3 years ago
- ☆18Updated 4 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆100Updated 10 years ago
- Examples and reference for System Verilog Assertions☆83Updated 7 years ago
- Reference examples and short projects using UVM Methodology☆258Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆96Updated 3 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆48Updated 4 years ago
- ahb scram controller, design and verification☆27Updated 6 years ago