freecores / xge_mac
Ethernet 10GE MAC
☆45Updated 10 years ago
Alternatives and similar repositories for xge_mac:
Users that are interested in xge_mac are comparing it to the libraries listed below
- Ethernet MAC 10/100 Mbps☆78Updated 5 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- Generic FIFO implementation with optional FWFT☆55Updated 4 years ago
- Verilog Content Addressable Memory Module☆104Updated 3 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- Implementation of the PCIe physical layer☆33Updated last month
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 7 years ago
- Ethernet interface modules for Cocotb☆60Updated last year
- SystemVerilog testbench for an Ethernet 10GE MAC core☆44Updated 8 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 4 years ago
- Open source FPGA-based NIC and platform for in-network compute☆61Updated 4 months ago
- AHB DMA 32 / 64 bits☆53Updated 10 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- Hamming ECC Encoder and Decoder to protect memories☆30Updated last month
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆62Updated 8 years ago
- Mathematical Functions in Verilog☆89Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆62Updated 4 years ago
- This is the repository for the IEEE version of the book☆57Updated 4 years ago
- ☆54Updated 2 years ago
- RTL Verilog library for various DSP modules☆85Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆61Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆52Updated 4 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- ☆20Updated 5 years ago
- Generate UVM register model from compiled SystemRDL input☆51Updated 6 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆101Updated 3 years ago