freecores / xge_macLinks
Ethernet 10GE MAC
☆45Updated 10 years ago
Alternatives and similar repositories for xge_mac
Users that are interested in xge_mac are comparing it to the libraries listed below
Sorting:
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- ☆67Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆58Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Implementation of the PCIe physical layer☆42Updated last month
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆64Updated 8 years ago
- Generic AXI to APB bridge☆12Updated 10 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Ethernet interface modules for Cocotb☆67Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Hardware Assisted IEEE 1588 IP Core☆29Updated 10 years ago
- ☆59Updated 4 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆55Updated 3 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆25Updated 8 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆75Updated 7 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- Open source FPGA-based NIC and platform for in-network compute☆65Updated 7 months ago