freecores / xge_macLinks
Ethernet 10GE MAC
☆45Updated 11 years ago
Alternatives and similar repositories for xge_mac
Users that are interested in xge_mac are comparing it to the libraries listed below
Sorting:
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆46Updated 9 years ago
- Verilog Content Addressable Memory Module☆113Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- Examples and reference for System Verilog Assertions☆88Updated 8 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Implementation of the PCIe physical layer☆48Updated 2 months ago
- ☆79Updated 3 years ago
- Ethernet interface modules for Cocotb☆70Updated last month
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- General Purpose AXI Direct Memory Access☆59Updated last year
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- AXI Interconnect☆53Updated 4 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- This is the repository for the IEEE version of the book☆71Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- round robin arbiter☆75Updated 11 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆32Updated 6 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43Updated 5 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆149Updated 7 years ago
- A simple UVM example with DPI☆44Updated 8 years ago