seonskim / verilog_axi-interconnectView external linksLinks
AXI Interconnect
☆57Aug 20, 2021Updated 4 years ago
Alternatives and similar repositories for verilog_axi-interconnect
Users that are interested in verilog_axi-interconnect are comparing it to the libraries listed below
Sorting:
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆43Aug 10, 2022Updated 3 years ago
- Verification IP for APB protocol☆75Dec 18, 2020Updated 5 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- ☆27May 11, 2021Updated 4 years ago
- AXI总线连接器☆105Mar 26, 2020Updated 5 years ago
- ☆25Feb 26, 2024Updated last year
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 11 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- ☆20Aug 22, 2022Updated 3 years ago
- System Verilog and Emulation. Written all the five channels.☆35Mar 9, 2017Updated 8 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- An AXI4 crossbar implementation in SystemVerilog☆210Sep 2, 2025Updated 5 months ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Mar 17, 2022Updated 3 years ago
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 7 years ago
- Sample UVM code for axi ram dut☆40Dec 14, 2021Updated 4 years ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 11 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- UART -> AXI Bridge☆71Jul 1, 2021Updated 4 years ago
- ☆38Aug 12, 2015Updated 10 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆37Oct 25, 2020Updated 5 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Jul 7, 2018Updated 7 years ago
- AMBA bus lecture material☆508Jan 21, 2020Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆31Oct 31, 2021Updated 4 years ago
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆23Nov 7, 2022Updated 3 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- ☆18Apr 5, 2015Updated 10 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 8 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆238Jul 16, 2023Updated 2 years ago
- ☆18Aug 11, 2022Updated 3 years ago