AXI Interconnect
☆59Aug 20, 2021Updated 5 years ago
Alternatives and similar repositories for verilog_axi-interconnect
Users that are interested in verilog_axi-interconnect are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AXI总线连接器☆111Mar 26, 2020Updated 6 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆45Aug 10, 2022Updated 4 years ago
- axi-crossbar form ysyx open source SoC☆11Apr 10, 2023Updated 3 years ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 12 years ago
- ☆26Feb 26, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Verification IP for APB protocol☆82Dec 18, 2020Updated 5 years ago
- UART -> AXI Bridge☆78Jul 1, 2021Updated 5 years ago
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 12 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆58May 10, 2021Updated 5 years ago
- Parametric AXI4 crossbar in SystemVerilog☆249May 25, 2026Updated 5 months ago
- System Verilog and Emulation. Written all the five channels.☆36Mar 9, 2017Updated 9 years ago
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AMBA bus lecture material☆562Jan 21, 2020Updated 6 years ago
- ☆30May 11, 2021Updated 5 years ago
- AXI4 BFM in Verilog☆37Dec 13, 2016Updated 9 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- Build an open source, extremely simple DMA.☆25Feb 17, 2019Updated 7 years ago
- Verilog AXI components for FPGA implementation☆2,168Feb 27, 2025Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆248Jul 16, 2023Updated 3 years ago
- commit rtl and build cosim env☆16Feb 15, 2024Updated 2 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆150May 14, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- ☆20Aug 22, 2022Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Mar 17, 2022Updated 4 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆31Apr 25, 2016Updated 10 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆56Aug 14, 2024Updated 2 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 8 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆17Jul 7, 2018Updated 8 years ago
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆39Aug 12, 2015Updated 11 years ago
- Sample UVM code for axi ram dut☆40Dec 14, 2021Updated 4 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆140Nov 29, 2017Updated 8 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- ☆26Nov 4, 2023Updated 2 years ago
- Implementation of the PCIe physical layer☆64Jul 11, 2025Updated last year
- RTL and UVM test code of a Multi-NoC system☆12Dec 7, 2021Updated 4 years ago