Alternatives and similar repositories for aetherling

Users that are interested in aetherling are comparing it to the libraries listed below

• David-Durst / embeddedHaskellAetherling
  ☆29Updated 3 years ago
• vegaluisjose / reticle
  ☆40Updated 4 years ago
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 4 years ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆146Updated last week
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆94Updated 2 months ago
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆56Updated 5 years ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆27Updated 6 months ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆52Updated last month
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆164Updated 2 weeks ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆127Updated 3 years ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated 2 weeks ago
• stanford-ppl / argon
  Scala staging framework
  ☆17Updated 7 years ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆49Updated 4 months ago
• johnwickerson / memalloy
  Memory consistency modelling using Alloy
  ☆31Updated 4 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• gussmith23 / glenside
  A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…
  ☆70Updated 5 months ago
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆23Updated 8 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆164Updated last month
• rsnikhil / Bluespec_BSV_Formal_Semantics
  Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document
  ☆18Updated 9 years ago
• yihozhang / relational-ematching-benchmark
  ☆16Updated 3 years ago
• rdaly525 / coreir
  ☆104Updated 3 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆65Updated 4 months ago
• egraphs-good / extraction-gym
  benchmarking e-graph extraction
  ☆46Updated 5 months ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 5 years ago
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆38Updated last month
• cucapra / patronus
  work in progress, playing around with btor2 in rust
  ☆12Updated 3 weeks ago
• vegaluisjose / reticle-evaluation
  Reticle evaluation (PLDI 2021)
  ☆12Updated 4 years ago
• rsnikhil / RISCV_ISA_Spec_Tour
  Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
  ☆37Updated 4 years ago
• cucapra / diospyros
  Search-based compiler for high-performance DSP programming
  ☆69Updated last year