David-Durst / aetherlingLinks
Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python
☆13Updated 4 years ago
Alternatives and similar repositories for aetherling
Users that are interested in aetherling are comparing it to the libraries listed below
Sorting:
- ☆26Updated 2 years ago
- ☆40Updated 3 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- A Hardware Pipeline Description Language☆44Updated last year
- Verilog AST☆21Updated last year
- BTOR2 MLIR project☆25Updated last year
- FPGA synthesis tool powered by program synthesis☆48Updated last week
- The source code to the Voss II Hardware Verification Suite☆56Updated last month
- ☆13Updated 4 years ago
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆92Updated 11 months ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆70Updated 11 months ago
- Time-sensitive affine types for predictable hardware generation☆143Updated 10 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆14Updated 6 months ago
- ☆19Updated 10 months ago
- The implementation of the Elevate language☆29Updated 2 months ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- Memory consistency modelling using Alloy☆29Updated 4 years ago
- A toy compiler for NumPy array expressions that uses e-graphs and MLIR☆47Updated last week
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- ☆103Updated 2 years ago
- ☆24Updated 4 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆11Updated 11 months ago
- Verilog development and verification project for HOL4☆26Updated last month
- Manythread RISC-V overlay for FPGA clusters☆38Updated 2 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- RTLCheck☆22Updated 6 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆13Updated 3 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago