David-Durst / aetherling
Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python
☆12Updated 3 years ago
Alternatives and similar repositories for aetherling:
Users that are interested in aetherling are comparing it to the libraries listed below
- ☆25Updated 2 years ago
- ☆40Updated 3 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- The source code to the Voss II Hardware Verification Suite☆53Updated last week
- BTOR2 MLIR project☆23Updated last year
- Verilog development and verification project for HOL4☆25Updated 3 months ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆89Updated 7 months ago
- ☆21Updated 9 years ago
- CoreIR Symbolic Analyzer☆63Updated 4 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- Reticle evaluation (PLDI 2021)☆12Updated 3 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- Verilog AST☆21Updated last year
- FPGA synthesis tool powered by program synthesis☆41Updated 2 months ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆76Updated 4 years ago
- ☆13Updated 4 years ago
- Manythread RISC-V overlay for FPGA clusters☆35Updated 2 years ago
- Memory consistency modelling using Alloy☆28Updated 4 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- ☆16Updated 3 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 3 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆18Updated last month
- An advanced header-only exact synthesis library☆24Updated 2 years ago
- Time-sensitive affine types for predictable hardware generation☆138Updated 6 months ago
- A Modeling and Verification Platform for SoCs using ILAs☆75Updated 7 months ago