Alternatives and similar repositories for aetherling

Users that are interested in aetherling are comparing it to the libraries listed below

• David-Durst / embeddedHaskellAetherling
  ☆30Updated 3 years ago
• vegaluisjose / reticle
  ☆40Updated 4 years ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆97Updated last week
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 4 years ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated this week
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆54Updated last month
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆148Updated last month
• johnwickerson / memalloy
  Memory consistency modelling using Alloy
  ☆31Updated 5 years ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆28Updated 9 months ago
• gussmith23 / glenside
  A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…
  ☆72Updated 8 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated 2 years ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆128Updated 3 years ago
• stanford-ppl / argon
  Scala staging framework
  ☆18Updated 7 years ago
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆57Updated 5 years ago
• sgpthomas / comp-gen
  Automatically generate a compiler using equality saturation
  ☆34Updated last year
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆164Updated 2 months ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated 2 years ago
• FPBench / FPBench
  A standard for floating point accuracy benchmarks
  ☆58Updated 3 weeks ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆171Updated last month
• yihozhang / relational-ematching-benchmark
  ☆16Updated 4 years ago
• cucapra / patronus
  work in progress, playing around with btor2 in rust
  ☆12Updated last week
• ymanerka / rtlcheck
  RTLCheck
  ☆24Updated 7 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 5 years ago
• egraphs-good / extraction-gym
  benchmarking e-graph extraction
  ☆49Updated last week
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆49Updated 6 months ago
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆39Updated 4 months ago
• elevate-lang / elevate
  The implementation of the Elevate language
  ☆30Updated 10 months ago
• Bastacyclop / egg-sketches
  sketches for egg: a flexible, high-performance e-graph library
  ☆30Updated 4 months ago
• cucapra / diospyros
  Search-based compiler for high-performance DSP programming
  ☆71Updated last year
• upscale-project / generic-sqed-demo
  ☆13Updated 5 years ago