David-Durst / aetherlingLinks
Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python
☆13Updated 4 years ago
Alternatives and similar repositories for aetherling
Users that are interested in aetherling are comparing it to the libraries listed below
Sorting:
- ☆27Updated 3 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆93Updated last month
- ☆40Updated 4 years ago
- Time-sensitive affine types for predictable hardware generation☆145Updated last week
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- FPGA synthesis tool powered by program synthesis☆51Updated 2 weeks ago
- Verilog development and verification project for HOL4☆27Updated 5 months ago
- The source code to the Voss II Hardware Verification Suite☆56Updated last month
- firrtlator is a FIRRTL C++ library☆23Updated 8 years ago
- BTOR2 MLIR project☆26Updated last year
- Formal specification and verification of hardware, especially for security and privacy.☆127Updated 3 years ago
- CoreIR Symbolic Analyzer☆74Updated 4 years ago
- A Hardware Pipeline Description Language☆48Updated 3 months ago
- Verilog AST☆21Updated last year
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆162Updated 2 weeks ago
- ☆104Updated 3 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated last year
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 9 years ago
- A core language for rule-based hardware design 🦑☆162Updated last week
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆70Updated 4 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- ☆16Updated 3 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 5 years ago
- ☆13Updated 4 years ago
- Manythread RISC-V overlay for FPGA clusters☆38Updated last month
- A place to share libraries and utilities that don't belong in the core bsc repo☆37Updated 7 months ago
- Memory consistency modelling using Alloy☆31Updated 4 years ago
- Scala staging framework☆17Updated 7 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Automatically generate a compiler using equality saturation☆34Updated last year