David-Durst / aetherling
Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python
☆12Updated 3 years ago
Related projects: ⓘ
- ☆24Updated last year
- ☆41Updated 3 years ago
- Languages, Tools, and Techniques for Accelerator Design☆32Updated 2 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆86Updated 2 months ago
- FPGA synthesis tool powered by program synthesis☆37Updated this week
- Memory consistency modelling using Alloy☆28Updated 3 years ago
- Verilog development and verification project for HOL4☆23Updated 3 weeks ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- Verilog AST☆19Updated 9 months ago
- The source code to the Voss II Hardware Verification Suite☆53Updated this week
- CoreIR Symbolic Analyzer☆61Updated 3 years ago
- Reticle evaluation (PLDI 2021)☆13Updated 3 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆18Updated 4 years ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆74Updated 4 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- compiling DSLs to high-level hardware instructions☆20Updated last year
- BTOR2 MLIR project☆16Updated 8 months ago
- Galois RISC-V ISA Formal Tools☆56Updated 8 months ago
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- FPGA-based HyperLogLog Accelerator☆12Updated 4 years ago
- A Hardware Pipeline Description Language☆39Updated 10 months ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆55Updated 4 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 7 years ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆69Updated 3 months ago
- Time-sensitive affine types for predictable hardware generation☆128Updated 2 months ago
- An advanced header-only exact synthesis library☆22Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆9Updated this week
- A RiscV processor implementing the RV32I instruction set written in Clash☆50Updated 6 years ago
- ☆21Updated 9 years ago
- A polyhedral compiler for hardware accelerators☆55Updated last month