David-Durst / aetherlingLinks
Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python
☆13Updated 4 years ago
Alternatives and similar repositories for aetherling
Users that are interested in aetherling are comparing it to the libraries listed below
Sorting:
- ☆26Updated 2 years ago
- ☆40Updated 3 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆93Updated last year
- Verilog development and verification project for HOL4☆27Updated 3 months ago
- Time-sensitive affine types for predictable hardware generation☆145Updated last month
- FPGA synthesis tool powered by program synthesis☆51Updated last month
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆70Updated 2 months ago
- The source code to the Voss II Hardware Verification Suite☆56Updated last month
- Verilog AST☆21Updated last year
- BTOR2 MLIR project☆26Updated last year
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆127Updated 3 years ago
- A core language for rule-based hardware design 🦑☆159Updated 2 months ago
- A Hardware Pipeline Description Language☆45Updated last month
- firrtlator is a FIRRTL C++ library☆23Updated 8 years ago
- ☆13Updated 4 years ago
- Memory consistency modelling using Alloy☆31Updated 4 years ago
- CHERI-RISC-V model written in Sail☆64Updated last month
- compiling DSLs to high-level hardware instructions☆23Updated 2 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 9 years ago
- ☆103Updated 3 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆77Updated last year
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- Manythread RISC-V overlay for FPGA clusters☆38Updated 2 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆158Updated last month
- An advanced header-only exact synthesis library☆27Updated 2 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago