jianyicheng / HLS-benchmarksLinks
Benchmarks for High-Level Synthesis
☆10Updated 2 years ago
Alternatives and similar repositories for HLS-benchmarks
Users that are interested in HLS-benchmarks are comparing it to the libraries listed below
Sorting:
- ☆12Updated 3 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆29Updated 8 years ago
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆69Updated 11 months ago
- ☆17Updated 2 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Updated 11 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- Hardware Accelerators (HwAs) constructed in Vivado HLS☆20Updated 8 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 5 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 6 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 5 years ago
- ILA Model Database☆24Updated 5 years ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Updated 7 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Updated last year
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆18Updated 7 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆21Updated 3 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- ☆15Updated 4 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆11Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago