jianyicheng / HLS-benchmarksLinks
Benchmarks for High-Level Synthesis
☆10Updated 2 years ago
Alternatives and similar repositories for HLS-benchmarks
Users that are interested in HLS-benchmarks are comparing it to the libraries listed below
Sorting:
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- ☆28Updated 7 years ago
- ☆12Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- DASS HLS Compiler☆29Updated last year
- Hardware Accelerators (HwAs) constructed in Vivado HLS☆20Updated 8 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- FPU Generator☆20Updated 4 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆24Updated 6 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- ILA Model Database☆23Updated 4 years ago
- EDA wiki☆53Updated 2 years ago
- ☆16Updated 2 years ago
- ☆19Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆30Updated 2 weeks ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- ☆26Updated last year
- StateMover is a checkpoint-based debugging framework for FPGAs.☆20Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆39Updated 3 weeks ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated 2 weeks ago
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- Convert C files into Verilog☆17Updated 6 years ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆14Updated 3 weeks ago