Benchmarks for High-Level Synthesis
☆11Mar 17, 2023Updated 3 years ago
Alternatives and similar repositories for HLS-benchmarks
Users that are interested in HLS-benchmarks are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆14Aug 18, 2017Updated 8 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆16Sep 25, 2024Updated last year
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 6 years ago
- ☆17Feb 3, 2023Updated 3 years ago
- Datasets used in PyCaret☆12Mar 3, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆13Dec 6, 2021Updated 4 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆173Nov 7, 2023Updated 2 years ago
- ☆12Jul 20, 2022Updated 4 years ago
- APB Logic☆29Aug 6, 2026Updated last week
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆17May 21, 2014Updated 12 years ago
- Constrained random stimuli generation for C++ and SystemC☆11Nov 1, 2016Updated 9 years ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆16Mar 21, 2024Updated 2 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 8 months ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆38Oct 20, 2020Updated 5 years ago
- Dataset for ML-guided Accelerator Design☆45Nov 18, 2024Updated last year
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Aug 20, 2018Updated 7 years ago
- ☆12Aug 5, 2023Updated 3 years ago
- ☆16Oct 25, 2022Updated 3 years ago
- Distributed Graph Database Server☆21Updated this week
- The Shang high-level synthesis framework☆120May 29, 2014Updated 12 years ago
- Polyhedral High-Level Synthesis in MLIR☆35Mar 17, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆11Oct 2, 2023Updated 2 years ago
- ☆10Sep 14, 2019Updated 6 years ago
- ☆20Sep 15, 2021Updated 4 years ago
- (Model-based) Automated Software Engineering☆10Jun 11, 2017Updated 9 years ago
- ☆18Mar 7, 2019Updated 7 years ago
- This is the repository for the transpiler to compile Verilog to C++ code with TFHE library.☆18Apr 25, 2020Updated 6 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆26Oct 15, 2023Updated 2 years ago
- This is a C version of the SCF code found in Appendix B of Modern Quantum Chemistry, An Introduction to Electronic Structure Theory by A.…☆10Jan 1, 2019Updated 7 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆54Jun 6, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆30Oct 4, 2017Updated 8 years ago
- ☆13Apr 24, 2015Updated 11 years ago
- A standalone structural (gate-level) verilog parser☆42Jul 29, 2026Updated 2 weeks ago
- MASM and DirectX Tutorial☆25Apr 21, 2022Updated 4 years ago
- CamelForth in C for RP2040 Raspberry Pi Pico. A Forth by Dr Brad Rodriguez - ported to RP2040 by wa1tnr - Forth interpreter is on the RP2…☆12Oct 27, 2021Updated 4 years ago
- Code and models of the paper "FPGA accelerator for Gradient Boosting Decision Trees".☆15Mar 24, 2026Updated 4 months ago
- This repository contains the code for our recent paper `Minimal Random Code Learning: Getting Bits Back from Compressed Model Parameters'☆22Oct 12, 2018Updated 7 years ago