jianyicheng / HLS-benchmarksLinks
Benchmarks for High-Level Synthesis
☆10Updated 2 years ago
Alternatives and similar repositories for HLS-benchmarks
Users that are interested in HLS-benchmarks are comparing it to the libraries listed below
Sorting:
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- ☆12Updated 3 years ago
- ☆29Updated 8 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆20Updated 3 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 5 years ago
- ILA Model Database☆24Updated 5 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆20Updated 5 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆45Updated this week
- EDA wiki☆53Updated 2 years ago
- FPU Generator☆20Updated 4 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- ☆18Updated last month
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆29Updated last month
- ☆20Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- ☆16Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- ☆27Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- DDR4 Simulation Project in System Verilog☆42Updated 11 years ago
- ☆30Updated 2 weeks ago