jianyicheng / HLS-benchmarksView external linksLinks
Benchmarks for High-Level Synthesis
☆10Mar 17, 2023Updated 2 years ago
Alternatives and similar repositories for HLS-benchmarks
Users that are interested in HLS-benchmarks are comparing it to the libraries listed below
Sorting:
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Sep 25, 2024Updated last year
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆11May 2, 2022Updated 3 years ago
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆13Dec 6, 2021Updated 4 years ago
- Constrained random stimuli generation for C++ and SystemC☆11Nov 1, 2016Updated 9 years ago
- Code and models of the paper "FPGA accelerator for Gradient Boosting Decision Trees".☆15Feb 4, 2021Updated 5 years ago
- ☆12Jul 20, 2022Updated 3 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆18May 21, 2014Updated 11 years ago
- ☆17Feb 3, 2023Updated 3 years ago
- Convert C files into Verilog☆20Jan 27, 2019Updated 7 years ago
- A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS☆15Feb 27, 2021Updated 4 years ago
- APB Logic☆23Jan 22, 2026Updated 3 weeks ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆38Oct 20, 2020Updated 5 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 7 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Nov 7, 2023Updated 2 years ago
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 5 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆26Oct 15, 2023Updated 2 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆29Nov 3, 2025Updated 3 months ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Aug 20, 2018Updated 7 years ago
- Polyhedral High-Level Synthesis in MLIR☆35Mar 17, 2023Updated 2 years ago
- The Shang high-level synthesis framework☆120May 29, 2014Updated 11 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆28Mar 9, 2023Updated 2 years ago
- Digital/Analog Circuit Design and Simulation System for Windows☆28Jan 7, 2019Updated 7 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Apr 5, 2024Updated last year
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- Collection of hardware description languages writings and code snippets☆28Jan 29, 2015Updated 11 years ago
- A design automation framework to engineer decision diagrams yourself☆25Updated this week
- ☆29Oct 4, 2017Updated 8 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Aug 15, 2025Updated 6 months ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆39Mar 7, 2025Updated 11 months ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- ☆13Jan 22, 2026Updated 3 weeks ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- This is a Login application for Android using Parse server.☆10Nov 26, 2018Updated 7 years ago
- A standalone structural (gate-level) verilog parser☆40Feb 2, 2026Updated last week
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆40Aug 30, 2022Updated 3 years ago