jianyicheng / HLS-benchmarksLinks
Benchmarks for High-Level Synthesis
☆10Updated 2 years ago
Alternatives and similar repositories for HLS-benchmarks
Users that are interested in HLS-benchmarks are comparing it to the libraries listed below
Sorting:
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- ☆12Updated 3 years ago
- ☆29Updated 8 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 5 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Updated 11 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- Hardware Accelerators (HwAs) constructed in Vivado HLS☆20Updated 8 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 6 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 4 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- ☆17Updated 2 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Updated last year
- ☆17Updated 2 months ago
- CNN accelerator☆27Updated 8 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆14Updated 2 weeks ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆11Updated 3 years ago
- ☆29Updated last year
- ☆20Updated last year
- The official NaplesPU hardware code repository☆20Updated 6 years ago