FelixWinterstein / LEAP-HLSLinks
Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework
☆12Updated 9 years ago
Alternatives and similar repositories for LEAP-HLS
Users that are interested in LEAP-HLS are comparing it to the libraries listed below
Sorting:
- Hybrid BFS on Xilinx Zynq☆18Updated 10 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 5 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆18Updated 9 years ago
- ☆14Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- ☆13Updated 9 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 10 months ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Hardware and script files related to dynamic partial reconfiguration☆9Updated 7 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆22Updated 5 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 5 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 8 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 8 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- Simple MIDAS Examples☆12Updated 6 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 11 months ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated last month
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- FGPU is a soft GPU architecture general purpose computing☆57Updated 4 years ago