FelixWinterstein / LEAP-HLSLinks
Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework
☆12Updated 9 years ago
Alternatives and similar repositories for LEAP-HLS
Users that are interested in LEAP-HLS are comparing it to the libraries listed below
Sorting:
- Hybrid BFS on Xilinx Zynq☆18Updated 10 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 6 years ago
- Hardware and script files related to dynamic partial reconfiguration☆9Updated 7 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆22Updated 5 years ago
- ☆14Updated 4 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- An HLS-synthesizable Dynamic Memory Manager for FPGAs☆10Updated 3 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Advanced Debug Interface☆15Updated 5 months ago
- FGPU is a soft GPU architecture general purpose computing☆58Updated 4 years ago
- ☆66Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Simple MIDAS Examples☆12Updated 6 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 8 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- Chisel Things for OFDM☆32Updated 5 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 10 months ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 7 years ago
- ☆27Updated 7 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated last month
- OpenSoC Fabric - A Network-On-Chip Generator☆18Updated 8 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- FPGA related files for ORAM☆14Updated 9 years ago