Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework
☆12Apr 17, 2016Updated 9 years ago
Alternatives and similar repositories for LEAP-HLS
Users that are interested in LEAP-HLS are comparing it to the libraries listed below
Sorting:
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆49Aug 31, 2017Updated 8 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Apr 17, 2016Updated 9 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 9 years ago
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- P4FPGA is located at github.com/hanw/p4fpga☆13Jan 27, 2017Updated 9 years ago
- ☆14Jul 14, 2015Updated 10 years ago
- ☆11Jun 18, 2018Updated 7 years ago
- The Shang high-level synthesis framework☆120May 29, 2014Updated 11 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆53Nov 21, 2016Updated 9 years ago
- Object-Oriented Programming☆12Aug 26, 2021Updated 4 years ago
- Hardware Accelerators (HwAs) constructed in Vivado HLS☆20Jul 17, 2017Updated 8 years ago
- A curated list of Deep Learning hardware, cycle/memory optimisation techniques☆44Aug 9, 2016Updated 9 years ago
- Architect's workbench☆10May 5, 2016Updated 9 years ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Oct 22, 2025Updated 4 months ago
- Export GPT2 full inference loop to the single ONNX graph.☆19May 4, 2022Updated 3 years ago
- Graph accelerator on FPGAs and ASICs☆11Aug 16, 2018Updated 7 years ago
- Latest version of GoFFish Distributed Graph Processing Platforms☆12Apr 30, 2018Updated 7 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- Repository with torchserve examples☆18Oct 6, 2021Updated 4 years ago
- Data Flow Matrix Machines. Generalization of recurrent neural networks.☆15Dec 24, 2024Updated last year
- ☆11May 30, 2018Updated 7 years ago
- General purpose RF IQ modulator using VGA graphics DAC☆11May 16, 2016Updated 9 years ago
- Single-source shortest paths accelerated with AWS F1 FPGA☆14May 2, 2018Updated 7 years ago
- OpenDNN: An Open-source, cuDNN-like Deep Learning Primitive Library☆26Dec 9, 2019Updated 6 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 8 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆12Feb 22, 2018Updated 8 years ago
- Humphrey, E. J. "An Exploration of Deep Learning in Music Informatics." (2015) New York University.☆14Feb 23, 2016Updated 10 years ago
- A resume template: Markdown + Pandoc + PhantomJS☆24Sep 4, 2020Updated 5 years ago
- The Numato Opsis board is the first fully open source HDMI2USB board.☆13Sep 8, 2015Updated 10 years ago
- Repository containing all my presentations/tutorials/talks.☆10Sep 16, 2022Updated 3 years ago
- Yet another Pandoc resume template☆30Aug 1, 2016Updated 9 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48May 21, 2022Updated 3 years ago
- OpenState-based fault resilient SDN pipeline design with programmable failure detection and recovery☆12Dec 9, 2015Updated 10 years ago
- Convert C files into Verilog☆21Jan 27, 2019Updated 7 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Custom stow implementation in Rust☆17Feb 5, 2022Updated 4 years ago