FelixWinterstein / LEAP-HLSLinks
Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework
☆12Updated 9 years ago
Alternatives and similar repositories for LEAP-HLS
Users that are interested in LEAP-HLS are comparing it to the libraries listed below
Sorting:
- Hybrid BFS on Xilinx Zynq☆18Updated 10 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 6 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆49Updated 8 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆13Updated 4 years ago
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- FGPU is a soft GPU architecture general purpose computing☆61Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 6 years ago
- Hardware Accelerators (HwAs) constructed in Vivado HLS☆20Updated 8 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Updated 11 years ago
- FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware)☆33Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- Chisel Things for OFDM☆32Updated 5 years ago
- A Vivado HLS Command Line Helper Tool☆36Updated 4 years ago
- Advanced Debug Interface☆14Updated last year
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 6 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- ☆29Updated last year
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Updated 8 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24Updated 5 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Updated last year