FelixWinterstein / LEAP-HLSLinks
Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework
☆12Updated 9 years ago
Alternatives and similar repositories for LEAP-HLS
Users that are interested in LEAP-HLS are comparing it to the libraries listed below
Sorting:
- Hybrid BFS on Xilinx Zynq☆18Updated 10 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 6 years ago
- ☆13Updated 4 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 8 years ago
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Chisel Things for OFDM☆32Updated 5 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- A Vivado HLS Command Line Helper Tool☆36Updated 4 years ago
- Advanced Debug Interface☆14Updated 10 months ago
- A vector processor implemented in Chisel☆21Updated 11 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 6 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Hardware Accelerators (HwAs) constructed in Vivado HLS☆20Updated 8 years ago
- Example of how to use UVM with Verilator☆28Updated last week
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆23Updated 5 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Updated last year
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 10 years ago