wvangansbeke / High-Level-SynthesisLinks
Convert C files into Verilog
☆17Updated 6 years ago
Alternatives and similar repositories for High-Level-Synthesis
Users that are interested in High-Level-Synthesis are comparing it to the libraries listed below
Sorting:
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- ☆28Updated 7 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- ☆15Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- Digital Standard Cells based SAR ADC☆14Updated 4 years ago
- DATuner Repository☆18Updated 6 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆41Updated 3 years ago
- ☆73Updated last week
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- EDA wiki☆53Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- ☆16Updated 2 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago
- Hardware Formal Verification☆15Updated 5 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- ☆44Updated 5 years ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆31Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 4 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated 2 months ago