wvangansbeke / High-Level-Synthesis
Convert C files into Verilog
☆16Updated 5 years ago
Related projects: ⓘ
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆19Updated 3 weeks ago
- FPGA acceleration of arbitrary precision floating point computations.☆34Updated 2 years ago
- The PE for the second generation CGRA (garnet).☆16Updated 2 weeks ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆20Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 3 weeks ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆27Updated 10 months ago
- Fast Floating Point Operators for High Level Synthesis☆16Updated last year
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 2 years ago
- OpenDesign Flow Database☆15Updated 5 years ago
- Benchmarks for High-Level Synthesis☆10Updated last year
- ☆24Updated 6 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆29Updated last month
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆17Updated 8 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆23Updated 4 years ago
- ☆31Updated last month
- sram/rram/mram.. compiler☆26Updated last year
- Alpha64 R10000 Two-Way Superscalar Processor☆11Updated 5 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated last year
- Digital Standard Cells based SAR ADC☆11Updated 3 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆32Updated 6 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆38Updated 4 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆13Updated 4 years ago
- Wraps the NVDLA project for Chipyard integration☆20Updated 6 months ago
- ☆21Updated 4 years ago
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆18Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆13Updated 4 years ago