wvangansbeke / High-Level-Synthesis
Convert C files into Verilog
☆16Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for High-Level-Synthesis
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 2 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆37Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Fast Floating Point Operators for High Level Synthesis☆19Updated last year
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated 2 weeks ago
- sram/rram/mram.. compiler☆29Updated last year
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆16Updated 2 months ago
- Digital Standard Cells based SAR ADC☆11Updated 3 years ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- DATuner Repository☆18Updated 6 years ago
- Benchmarks for High-Level Synthesis☆10Updated last year
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- ☆26Updated 7 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆36Updated this week
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated last year
- Benchmarks for Approximate Circuit Synthesis☆13Updated 4 years ago
- ☆36Updated last week
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago