wvangansbeke / High-Level-Synthesis
Convert C files into Verilog
☆16Updated 6 years ago
Alternatives and similar repositories for High-Level-Synthesis:
Users that are interested in High-Level-Synthesis are comparing it to the libraries listed below
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 7 months ago
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆21Updated 3 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆22Updated this week
- sram/rram/mram.. compiler☆32Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- A simple dot file / graph generator for Verilog syntax trees.☆21Updated 8 years ago
- ☆15Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Benchmarks for Yosys development☆23Updated 5 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆18Updated 8 years ago
- Wraps the NVDLA project for Chipyard integration☆19Updated last week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Pulp virtual platform☆23Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆64Updated last month
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆11Updated 3 months ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆16Updated 4 years ago
- ☆22Updated 2 years ago