wvangansbeke / High-Level-SynthesisLinks
Convert C files into Verilog
☆20Updated 7 years ago
Alternatives and similar repositories for High-Level-Synthesis
Users that are interested in High-Level-Synthesis are comparing it to the libraries listed below
Sorting:
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆69Updated 11 months ago
- ☆29Updated 8 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 5 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆35Updated 8 months ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆30Updated 2 weeks ago
- EDA wiki☆53Updated 2 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- Open Source PHY v2☆33Updated last year
- Hardware Formal Verification☆17Updated 5 years ago
- Wraps the NVDLA project for Chipyard integration☆22Updated 5 months ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆39Updated 11 months ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Updated 9 years ago
- CMake based hardware build system☆35Updated 2 weeks ago
- Pulp virtual platform☆24Updated 6 months ago
- Digital Standard Cells based SAR ADC☆14Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆18Updated 9 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- ☆15Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆25Updated 5 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- DATuner Repository☆17Updated 7 years ago
- ☆20Updated last year
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- ☆44Updated 6 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated 3 weeks ago
- ☆17Updated 3 years ago