wvangansbeke / High-Level-SynthesisLinks
Convert C files into Verilog
☆19Updated 6 years ago
Alternatives and similar repositories for High-Level-Synthesis
Users that are interested in High-Level-Synthesis are comparing it to the libraries listed below
Sorting:
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- Digital Standard Cells based SAR ADC☆14Updated 4 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆23Updated 4 years ago
- ☆16Updated 2 years ago
- ☆29Updated 8 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 6 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 5 months ago
- ☆84Updated this week
- ☆15Updated 4 years ago
- DATuner Repository☆17Updated 7 years ago
- Hardware Formal Verification☆16Updated 5 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- Provides a packaged collection of open source EDA tools☆12Updated 6 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- ☆44Updated 5 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆17Updated 5 years ago
- EDA wiki☆53Updated 2 years ago
- RTLCheck☆22Updated 7 years ago
- Fast Floating Point Operators for High Level Synthesis☆21Updated 2 years ago
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- A Toy-Purpose TPU Simulator☆19Updated last year
- Next generation CGRA generator☆115Updated this week
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- tools regarding on analog modeling, validation, and generation☆22Updated 2 years ago