wvangansbeke / High-Level-SynthesisLinks
Convert C files into Verilog
☆19Updated 6 years ago
Alternatives and similar repositories for High-Level-Synthesis
Users that are interested in High-Level-Synthesis are comparing it to the libraries listed below
Sorting:
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- ☆29Updated 8 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- ☆16Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 7 months ago
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- DATuner Repository☆17Updated 7 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 5 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 9 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆23Updated 4 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- EDA wiki☆53Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- ☆15Updated 4 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆11Updated 11 months ago
- Digital Standard Cells based SAR ADC☆14Updated 4 years ago
- Open Source PHY v2☆31Updated last year
- Hardware Formal Verification☆16Updated 5 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆22Updated 9 years ago
- ☆20Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- ☆88Updated this week
- ☆44Updated 5 years ago
- vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/C…☆14Updated last week