wvangansbeke / High-Level-Synthesis
Convert C files into Verilog
☆16Updated 6 years ago
Alternatives and similar repositories for High-Level-Synthesis:
Users that are interested in High-Level-Synthesis are comparing it to the libraries listed below
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆34Updated last month
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆24Updated last week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Fast Floating Point Operators for High Level Synthesis☆20Updated 2 years ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆22Updated 8 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- The PE for the second generation CGRA (garnet).☆17Updated this week
- Hardware Formal Verification☆15Updated 4 years ago
- ☆15Updated 4 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- Open Source PHY v2☆27Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 2 months ago
- Wraps the NVDLA project for Chipyard integration☆19Updated 2 weeks ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 7 months ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated this week
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- ☆26Updated 4 years ago
- sram/rram/mram.. compiler☆33Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week