wvangansbeke / High-Level-SynthesisLinks
Convert C files into Verilog
☆20Updated 7 years ago
Alternatives and similar repositories for High-Level-Synthesis
Users that are interested in High-Level-Synthesis are comparing it to the libraries listed below
Sorting:
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- The PE for the second generation CGRA (garnet).☆18Updated 9 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- Digital Standard Cells based SAR ADC☆14Updated 4 years ago
- ☆29Updated 8 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆35Updated 7 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated 2 years ago
- Hardware Formal Verification☆17Updated 5 years ago
- ☆90Updated last month
- EDA wiki☆53Updated 2 years ago
- ☆20Updated last year
- tools regarding on analog modeling, validation, and generation☆22Updated 2 years ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆33Updated last year
- ☆17Updated 2 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆28Updated 2 weeks ago
- ☆15Updated 4 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- ☆44Updated 6 years ago
- Open Source PHY v2☆33Updated last year
- vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/C…☆15Updated last month
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆12Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 5 years ago
- CMake based hardware build system☆35Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Updated 3 years ago