wvangansbeke / High-Level-SynthesisLinks
Convert C files into Verilog
☆17Updated 6 years ago
Alternatives and similar repositories for High-Level-Synthesis
Users that are interested in High-Level-Synthesis are comparing it to the libraries listed below
Sorting:
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- ☆27Updated 7 years ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- Hardware Formal Verification☆15Updated 5 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆12Updated 2 years ago
- EDA wiki☆53Updated 2 years ago
- ☆15Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- The PE for the second generation CGRA (garnet).☆17Updated 3 months ago
- ☆15Updated 4 years ago
- ☆19Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/C…☆13Updated 11 months ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- ☆24Updated 4 years ago
- Digital Standard Cells based SAR ADC☆14Updated 4 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆13Updated 4 months ago
- Wraps the NVDLA project for Chipyard integration☆21Updated 4 months ago
- Provides a packaged collection of open source EDA tools☆12Updated 6 years ago
- ☆44Updated 5 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆26Updated last month
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated 6 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago