wvangansbeke / High-Level-SynthesisLinks
Convert C files into Verilog
☆16Updated 6 years ago
Alternatives and similar repositories for High-Level-Synthesis
Users that are interested in High-Level-Synthesis are comparing it to the libraries listed below
Sorting:
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12Updated 6 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 9 months ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- Open Source PHY v2☆28Updated last year
- sram/rram/mram.. compiler☆35Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- Tutorial for integrating PyMTL and Vivado HLS☆18Updated 9 years ago
- The PE for the second generation CGRA (garnet).☆17Updated last month
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- tools regarding on analog modeling, validation, and generation☆22Updated 2 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆26Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 2 weeks ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆12Updated 5 months ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- SRAM☆8Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year