wvangansbeke / High-Level-Synthesis
Convert C files into Verilog
☆16Updated 6 years ago
Alternatives and similar repositories for High-Level-Synthesis:
Users that are interested in High-Level-Synthesis are comparing it to the libraries listed below
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- Fast Floating Point Operators for High Level Synthesis☆20Updated last year
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆19Updated 4 months ago
- sram/rram/mram.. compiler☆30Updated last year
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated last year
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last week
- ☆40Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆20Updated last week
- Wraps the NVDLA project for Chipyard integration☆19Updated 11 months ago
- ☆24Updated 3 weeks ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 5 months ago
- Pulp virtual platform☆23Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆24Updated last year
- Alpha64 R10000 Two-Way Superscalar Processor☆12Updated 5 years ago
- ☆12Updated 6 months ago
- A simple dot file / graph generator for Verilog syntax trees.☆21Updated 8 years ago
- Digital Standard Cells based SAR ADC☆12Updated 3 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- tools regarding on analog modeling, validation, and generation☆21Updated last year
- netlistDB - Intermediate format for digital hardware representation with graph database API☆30Updated 3 years ago