A C to verilog compiler
☆52Jun 20, 2015Updated 11 years ago
Alternatives and similar repositories for ctoverilog
Users that are interested in ctoverilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The Shang high-level synthesis framework☆120May 29, 2014Updated 12 years ago
- An online Verilog IDE based on YosysJS.☆25Jan 7, 2016Updated 10 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆14Jun 6, 2019Updated 7 years ago
- A fork of the main Verilator project for development work. The changes here are in preparation for committing back to the main project.☆18Nov 26, 2014Updated 11 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆18Aug 2, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- RISC CPU by Icenowy☆12Dec 26, 2018Updated 7 years ago
- Memory consistency model checking and test generation library.☆15Oct 14, 2016Updated 9 years ago
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆26Dec 6, 2022Updated 3 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- Header-only binarycookies parser.☆17Aug 25, 2026Updated last week
- ☆10Oct 15, 2021Updated 4 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆59Jan 8, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Gate-Level Simulation on a GPU☆10Nov 22, 2016Updated 9 years ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- We try to put source files of llvm tutorials here☆18Oct 6, 2020Updated 5 years ago
- Python version of tools to work with AIG formatted files☆13May 20, 2025Updated last year
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- ☆15Sep 14, 2020Updated 5 years ago
- SmartcardIO for Android☆16Feb 12, 2020Updated 6 years ago
- ☆15Feb 6, 2021Updated 5 years ago
- ☆20Aug 3, 2026Updated 3 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆18Nov 8, 2016Updated 9 years ago
- EDA wiki☆54Mar 1, 2023Updated 3 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 10 years ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop …☆22Jan 7, 2022Updated 4 years ago
- FPGA-supported OpenCV Prototype (Added new FPGA OpenCV module, modified opencv-core to support Altera FPGA callstream)☆17Aug 24, 2017Updated 9 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 7 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- ☆38Jun 3, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Smart Card Utilities for Better Access (git-svn clone)☆21Nov 18, 2014Updated 11 years ago
- coursier CLI launchers☆15Jun 22, 2026Updated 2 months ago
- 👌 This linter plugin for SublimeLinter provides an interface to Verilator (Verilog Simulator)☆17May 14, 2026Updated 3 months ago
- ☆18Jul 11, 2021Updated 5 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Share JTAG chain within RISCV core and Xilinx FPGA.☆10Sep 17, 2019Updated 6 years ago
- ☆13Feb 13, 2021Updated 5 years ago