A C to verilog compiler
☆52Jun 20, 2015Updated 11 years ago
Alternatives and similar repositories for ctoverilog
Users that are interested in ctoverilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An LLVM based mini-C to Verilog High-level Synthesis tool☆42Mar 7, 2025Updated last year
- The Shang high-level synthesis framework☆120May 29, 2014Updated 12 years ago
- Software for error-tolerant coding of information into DNA sequences using finite-state transducers.☆12Jan 8, 2017Updated 9 years ago
- An online Verilog IDE based on YosysJS.☆25Jan 7, 2016Updated 10 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆14Jun 6, 2019Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A fork of the main Verilator project for development work. The changes here are in preparation for committing back to the main project.☆18Nov 26, 2014Updated 11 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆18Aug 2, 2019Updated 7 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆16Sep 24, 2020Updated 6 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Python3 auto-active verification library (migrated to an Intel project)☆24Apr 7, 2022Updated 4 years ago
- RISC CPU by Icenowy☆12Dec 26, 2018Updated 7 years ago
- Implementate super resolution in deep learning☆14May 17, 2017Updated 9 years ago
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆26Dec 6, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- Header-only binarycookies parser.☆17Updated this week
- Gate-Level Simulation on a GPU☆10Nov 22, 2016Updated 9 years ago
- Markdown to slides. Easy and smooth.☆14May 12, 2021Updated 5 years ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- We try to put source files of llvm tutorials here☆18Oct 6, 2020Updated 6 years ago
- My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University☆12May 14, 2017Updated 9 years ago
- Python version of tools to work with AIG formatted files☆13Sep 7, 2026Updated last month
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆17Sep 3, 2026Updated last month
- ☆16Sep 14, 2020Updated 6 years ago
- Torch implementation of SRGAN (Ledig et al., Photo -Realistic Single Image Super-Resolution Using a Generative Adversarial Network, 2016)☆13Nov 17, 2016Updated 9 years ago
- ☆15Feb 6, 2021Updated 5 years ago
- a list of StrongAI related resources.☆11Mar 26, 2023Updated 3 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated 3 months ago
- Rust implementation of Nordic's Enhanced ShockBurst communication protocol☆18Jan 25, 2022Updated 4 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆18Nov 8, 2016Updated 9 years ago
- EDA wiki☆55Mar 1, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Vertical Federated Learning Implementation for Logistic regression☆13Mar 12, 2022Updated 4 years ago
- gEDA for Windows plus gSpiceUI☆18Jul 31, 2018Updated 8 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- CoreOS, Nvidia kernel module Dockerfile☆15Aug 20, 2015Updated 11 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 10 years ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- EBAZ4205 and AD9226 as a 0-32 MHz radio spectrum viewer☆17Dec 8, 2022Updated 3 years ago