udif / ctoverilogLinks
A C to verilog compiler
☆52Updated 9 years ago
Alternatives and similar repositories for ctoverilog
Users that are interested in ctoverilog are comparing it to the libraries listed below
Sorting:
- An LLVM based mini-C to Verilog High-level Synthesis tool☆36Updated 2 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Simple MIDAS Examples☆12Updated 6 years ago
- The Shang high-level synthesis framework☆119Updated 11 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated 9 months ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- A template for building new projects/platforms using the BOOM core.☆24Updated 6 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 5 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 7 years ago
- The OpenRISC 1000 architectural simulator☆74Updated last month
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Updated 3 years ago
- DyRACT Open Source Repository☆16Updated 9 years ago
- Torc: Tools for Open Reconfigurable Computing☆38Updated 8 years ago
- Useful utilities for BAR projects☆31Updated last year
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆104Updated 3 weeks ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆63Updated 5 years ago
- Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)☆16Updated 3 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago