A C to verilog compiler
☆52Jun 20, 2015Updated 11 years ago
Alternatives and similar repositories for ctoverilog
Users that are interested in ctoverilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An LLVM based mini-C to Verilog High-level Synthesis tool☆42Mar 7, 2025Updated last year
- The Shang high-level synthesis framework☆120May 29, 2014Updated 12 years ago
- Software for error-tolerant coding of information into DNA sequences using finite-state transducers.☆12Jan 8, 2017Updated 9 years ago
- A Verilog parser for Haskell.☆38Jul 6, 2021Updated 5 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 12 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Open Source Drivers☆11Jan 21, 2014Updated 12 years ago
- embedPythonInVerilogExample☆10Mar 23, 2017Updated 9 years ago
- A fork of the main Verilator project for development work. The changes here are in preparation for committing back to the main project.☆18Nov 26, 2014Updated 11 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆14Jun 6, 2019Updated 7 years ago
- A low-level hierarchical netlist assembler for FPGAs☆13Jul 26, 2021Updated 5 years ago
- RISC CPU by Icenowy☆12Dec 26, 2018Updated 7 years ago
- Memory consistency model checking and test generation library.☆15Oct 14, 2016Updated 10 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆18Aug 2, 2019Updated 7 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 13 years ago
- FPGA Design Suite based on C to Verilog design flow.☆250Apr 5, 2019Updated 7 years ago
- Python3 auto-active verification library (migrated to an Intel project)☆24Apr 7, 2022Updated 4 years ago
- Polyhedral Compilation tool for High Level Synthesis.☆11May 13, 2014Updated 12 years ago
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆31Updated this week
- Protobuf declarations for machinekit messages☆10Jun 17, 2026Updated 4 months ago
- Goss CIS Benchmark tests☆13Apr 12, 2021Updated 5 years ago
- OpenRISC 1000 port for sourceware.org's src tree (binutils, gdb, newlib, etc.)☆19Mar 12, 2016Updated 10 years ago
- (Summed) Merklized Binary Radix Tree library☆18Oct 10, 2016Updated 10 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Header-only binarycookies parser.☆17Updated this week
- IPXACT Register Map Generator☆11May 9, 2021Updated 5 years ago
- We try to put source files of llvm tutorials here☆18Oct 6, 2020Updated 6 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆16Sep 24, 2020Updated 6 years ago
- Python-based Verilog Parser (currently Netlist only)☆54Apr 12, 2017Updated 9 years ago
- Implementate super resolution in deep learning☆14May 17, 2017Updated 9 years ago
- First practical showcase for leaking secret encryption keys from a secure SGX enclave.☆21Mar 21, 2017Updated 9 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 14 years ago
- a list of StrongAI related resources.☆11Mar 26, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆10Oct 15, 2021Updated 5 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- a simple C-to-Verilog compiler☆51Apr 16, 2017Updated 9 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 11 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆13Dec 15, 2020Updated 5 years ago
- P4FPGA is located at github.com/hanw/p4fpga☆13Jan 27, 2017Updated 9 years ago
- Practical Keystroke Timing Attacks in Sandboxed JavaScript☆31Jun 22, 2017Updated 9 years ago