A C to verilog compiler
☆52Jun 20, 2015Updated 11 years ago
Alternatives and similar repositories for ctoverilog
Users that are interested in ctoverilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The Shang high-level synthesis framework☆120May 29, 2014Updated 12 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆14Jun 6, 2019Updated 7 years ago
- A fork of the main Verilator project for development work. The changes here are in preparation for committing back to the main project.☆18Nov 26, 2014Updated 11 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆17Aug 2, 2019Updated 6 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Python3 auto-active verification library (migrated to an Intel project)☆24Apr 7, 2022Updated 4 years ago
- RISC CPU by Icenowy☆12Dec 26, 2018Updated 7 years ago
- Memory consistency model checking and test generation library.☆15Oct 14, 2016Updated 9 years ago
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆25Dec 6, 2022Updated 3 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- website of hellollvm.org☆39Jun 20, 2025Updated last year
- Header-only binarycookies parser.☆17Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆10Oct 15, 2021Updated 4 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆59Jan 8, 2025Updated last year
- Gate-Level Simulation on a GPU☆10Nov 22, 2016Updated 9 years ago
- We try to put source files of llvm tutorials here☆18Oct 6, 2020Updated 5 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated last year
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- ☆15Sep 14, 2020Updated 5 years ago
- ☆15Feb 6, 2021Updated 5 years ago
- ☆19Mar 25, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Header only c++ expression parsing library with AST building and GLSL shader generation☆20Jul 1, 2014Updated 12 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated 2 weeks ago
- Rust implementation of Nordic's Enhanced ShockBurst communication protocol☆18Jan 25, 2022Updated 4 years ago
- ☆20May 25, 2026Updated last month
- AI research environment for program generation.☆27May 25, 2023Updated 3 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆18Nov 8, 2016Updated 9 years ago
- EDA wiki☆54Mar 1, 2023Updated 3 years ago
- gEDA for Windows plus gSpiceUI☆17Jul 31, 2018Updated 7 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- EBAZ4205 and AD9226 as a 0-32 MHz radio spectrum viewer☆16Dec 8, 2022Updated 3 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Dec 7, 2017Updated 8 years ago
- Simple "Oscilloscope" on CH32V003J4M6☆16Dec 17, 2024Updated last year
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆18Nov 19, 2023Updated 2 years ago
- ☆18Jul 12, 2024Updated 2 years ago