A C to verilog compiler
☆52Jun 20, 2015Updated 10 years ago
Alternatives and similar repositories for ctoverilog
Users that are interested in ctoverilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An LLVM based mini-C to Verilog High-level Synthesis tool☆40Mar 7, 2025Updated last year
- The Shang high-level synthesis framework☆120May 29, 2014Updated 11 years ago
- An online Verilog IDE based on YosysJS.☆24Jan 7, 2016Updated 10 years ago
- A fork of the main Verilator project for development work. The changes here are in preparation for committing back to the main project.☆18Nov 26, 2014Updated 11 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆14Jun 6, 2019Updated 6 years ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Python3 auto-active verification library (migrated to an Intel project)☆25Apr 7, 2022Updated 3 years ago
- RISC CPU by Icenowy☆12Dec 26, 2018Updated 7 years ago
- Memory consistency model checking and test generation library.☆15Oct 14, 2016Updated 9 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆25Dec 6, 2022Updated 3 years ago
- Header-only binarycookies parser.☆17Mar 2, 2026Updated 3 weeks ago
- website of hellollvm.org☆39Jun 20, 2025Updated 9 months ago
- ☆10Oct 15, 2021Updated 4 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- First practical showcase for leaking secret encryption keys from a secure SGX enclave.☆20Mar 21, 2017Updated 9 years ago
- We try to put source files of llvm tutorials here☆18Oct 6, 2020Updated 5 years ago
- Updated Langstone transceiver with Lime SDR and Adalm Pluto support☆15Dec 14, 2025Updated 3 months ago
- ☆14Sep 14, 2020Updated 5 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- Gate-Level Simulation on a GPU☆10Nov 22, 2016Updated 9 years ago
- Research code to perform AES timing attacks circa 2006☆15Feb 13, 2014Updated 12 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- My playground. Currently used as an auto builder for some custom board configs. EXPERIMENTAL CHANGES WARNING☆22Jan 2, 2025Updated last year
- EBAZ4205 and AD9226 as a 0-32 MHz radio spectrum viewer☆15Dec 8, 2022Updated 3 years ago
- EDA wiki☆54Mar 1, 2023Updated 3 years ago
- Symbolic Geometric Algebra with E-Graphs☆19Oct 11, 2023Updated 2 years ago
- Vertical Federated Learning Implementation for Logistic regression☆13Mar 12, 2022Updated 4 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- Practical Keystroke Timing Attacks in Sandboxed JavaScript☆31Jun 22, 2017Updated 8 years ago
- A Verilog parser for Haskell.☆36Jul 6, 2021Updated 4 years ago
- Convert C files into Verilog☆21Jan 27, 2019Updated 7 years ago
- SDR firmware and bootloader with configuration files for use with Eclipse, EmBitz and Makefile☆12Jan 25, 2024Updated 2 years ago
- ☆15May 24, 2023Updated 2 years ago
- We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop …☆20Jan 7, 2022Updated 4 years ago