wincle626 / HLS_LegupLinks
☆29Updated 8 years ago
Alternatives and similar repositories for HLS_Legup
Users that are interested in HLS_Legup are comparing it to the libraries listed below
Sorting:
- DASS HLS Compiler☆29Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- ☆16Updated 2 years ago
- ☆87Updated last year
- CGRA framework with vectorization support.☆41Updated this week
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- ☆61Updated this week
- ☆60Updated 2 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆38Updated 3 months ago
- ILA Model Database☆24Updated 5 years ago
- Project repo for the POSH on-chip network generator☆52Updated 8 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆52Updated 2 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 6 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Next generation CGRA generator☆116Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆41Updated 10 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆47Updated last month
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- An infrastructure for integrated EDA☆42Updated 2 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- CGRA Compilation Framework☆88Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year