wincle626 / HLS_LegupLinks
☆29Updated 8 years ago
Alternatives and similar repositories for HLS_Legup
Users that are interested in HLS_Legup are comparing it to the libraries listed below
Sorting:
- DASS HLS Compiler☆29Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- ☆17Updated 2 years ago
- ILA Model Database☆24Updated 5 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- ☆62Updated 3 weeks ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- ☆87Updated last year
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- CGRA framework with vectorization support.☆42Updated last week
- Public release☆58Updated 6 years ago
- ☆60Updated 2 years ago
- Project repo for the POSH on-chip network generator☆52Updated 9 months ago
- An infrastructure for integrated EDA☆42Updated 2 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆28Updated 2 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 7 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- A hardware synthesis framework with multi-level paradigm☆43Updated 11 months ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Updated 11 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- Next generation CGRA generator☆118Updated last week
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 4 months ago
- A vector processor implemented in Chisel☆21Updated 11 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Updated 7 years ago
- ☆24Updated 5 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆71Updated 5 months ago