wsong83 / Asynchronous-Verilog-SynthesiserLinks
Synthesiser for Asynchronous Verilog Language
☆20Updated 10 years ago
Alternatives and similar repositories for Asynchronous-Verilog-Synthesiser
Users that are interested in Asynchronous-Verilog-Synthesiser are comparing it to the libraries listed below
Sorting:
- Benchmarks for Yosys development☆24Updated 5 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆37Updated 3 months ago
- Provides a packaged collection of open source EDA tools☆12Updated 6 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆12Updated 6 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆13Updated 8 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 8 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Updated 4 years ago
- ☆20Updated 4 years ago
- GUI for SymbiYosys☆15Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- A library and command-line tool for querying a Verilog netlist.☆27Updated 3 years ago
- OpenFPGA☆34Updated 7 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- Magic VLSI Layout Tool☆21Updated 5 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- Tiny Tapeout GDS Action (using OpenLane)☆12Updated 3 weeks ago
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Convert C files into Verilog☆16Updated 6 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated 2 months ago
- Iodine: Verifying Constant-Time Execution of Hardware☆13Updated 4 years ago
- Handle Fast Signal Traces (fst) in Python☆12Updated 2 weeks ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated last week
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated last month
- Medium Access Control layer of 802.15.4☆12Updated 10 years ago