wsong83 / Asynchronous-Verilog-SynthesiserLinks
Synthesiser for Asynchronous Verilog Language
☆20Updated 10 years ago
Alternatives and similar repositories for Asynchronous-Verilog-Synthesiser
Users that are interested in Asynchronous-Verilog-Synthesiser are comparing it to the libraries listed below
Sorting:
- An LLVM based mini-C to Verilog High-level Synthesis tool☆37Updated 4 months ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Provides a packaged collection of open source EDA tools☆12Updated 6 years ago
- Convert C files into Verilog☆17Updated 6 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- RISC-V RV32I CPU written in verilog☆10Updated 5 years ago
- GUI for SymbiYosys☆15Updated last year
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated 10 months ago
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆15Updated 4 years ago
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Updated 4 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆13Updated 8 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 9 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆12Updated 11 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated 3 months ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- Magic VLSI Layout Tool☆21Updated 5 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- ☆20Updated 4 years ago
- Gate-Level Simulation on a GPU☆10Updated 8 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Updated 9 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆35Updated 3 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆12Updated 6 years ago
- libCircuit is a C++ Library for EDA software development☆18Updated 6 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆34Updated 10 years ago
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago