vegaluisjose / reticleLinks
☆40Updated 4 years ago
Alternatives and similar repositories for reticle
Users that are interested in reticle are comparing it to the libraries listed below
Sorting:
- Time-sensitive affine types for predictable hardware generation☆147Updated 2 months ago
- A Hardware Pipeline Description Language☆49Updated 5 months ago
- FPGA synthesis tool powered by program synthesis☆54Updated 3 weeks ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆96Updated 2 weeks ago
- ☆104Updated 3 years ago
- The source code to the Voss II Hardware Verification Suite☆56Updated last month
- Verilog AST☆21Updated 2 years ago
- ☆30Updated 3 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- A core language for rule-based hardware design 🦑☆166Updated 3 weeks ago
- BTOR2 MLIR project☆26Updated last year
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆72Updated 7 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- Memory consistency modelling using Alloy☆31Updated 5 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- A generic test bench written in Bluespec☆56Updated 5 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- Bluespec BSV HLHDL tutorial☆110Updated 9 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year
- Bridging polyhedral analysis tools to the MLIR framework☆119Updated 2 years ago
- compiling DSLs to high-level hardware instructions☆23Updated 3 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆37Updated 2 months ago
- ILA Model Database☆24Updated 5 years ago
- A formalization of the RVWMO (RISC-V) memory model☆35Updated 3 years ago
- Search-based compiler for high-performance DSP programming☆69Updated last year
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated 2 years ago
- ☆62Updated 3 weeks ago