vegaluisjose / reticleView external linksLinks
☆40Sep 17, 2021Updated 4 years ago
Alternatives and similar repositories for reticle
Users that are interested in reticle are comparing it to the libraries listed below
Sorting:
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- A Hardware Pipeline Description Language☆49Jul 12, 2025Updated 7 months ago
- A DSL for Systolic Arrays☆83Dec 14, 2018Updated 7 years ago
- ☆16Oct 25, 2022Updated 3 years ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆73May 30, 2025Updated 8 months ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆582Updated this week
- A Python-like programming language for testing and experimenting with concurrent programs.☆32Oct 3, 2025Updated 4 months ago
- generating hardware accelerators for pangenomic graph queries☆39Feb 9, 2026Updated last week
- A core language for rule-based hardware design 🦑☆171Dec 10, 2025Updated 2 months ago
- Release of stream-specialization software/hardware stack.☆120May 5, 2023Updated 2 years ago
- a battery-included library for dataflow protocols☆24Feb 9, 2026Updated last week
- FPGA synthesis tool powered by program synthesis☆55Dec 15, 2025Updated 2 months ago
- EQueue Dialect☆42Feb 3, 2022Updated 4 years ago
- Towards Hardware and Software Continuous Integration☆13Jun 8, 2020Updated 5 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- domain-level nucleic acid reaction enumeration☆10Aug 23, 2023Updated 2 years ago
- Haskell library for hardware description☆106Aug 18, 2025Updated 5 months ago
- ☆24Nov 10, 2020Updated 5 years ago
- Repo to hold HammerBlade PyTorch port. Based on PyTorch v1.4.0☆14Oct 4, 2022Updated 3 years ago
- ☆13Feb 6, 2026Updated last week
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 4 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Updated this week
- ☆10Nov 2, 2023Updated 2 years ago
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated last year
- Fearless hardware design☆194Aug 20, 2025Updated 5 months ago
- ☆18Apr 8, 2022Updated 3 years ago
- The Pico core language, and the Bake algorithm for elaborating Dependent Haskell into the former (WIP)☆15Feb 15, 2018Updated 8 years ago
- ☆15Jun 14, 2022Updated 3 years ago
- High level synthesis language for hardware design☆81Dec 24, 2025Updated last month
- Towards a million-node RISC-V cluster.☆14Mar 6, 2025Updated 11 months ago
- ☆17Apr 4, 2024Updated last year
- used to be something more ambitious, cut scope to just a simple compiler for thesis project☆17Jan 14, 2019Updated 7 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- HeteroCL-MLIR dialect for accelerator design☆42Sep 18, 2024Updated last year
- ☆20Jun 12, 2024Updated last year
- SMT-LIB benchmarks for shape computations from deep learning models in PyTorch☆18Dec 21, 2022Updated 3 years ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆45Apr 9, 2025Updated 10 months ago
- ☆104Jun 27, 2022Updated 3 years ago