☆40Sep 17, 2021Updated 4 years ago
Alternatives and similar repositories for reticle
Users that are interested in reticle are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆76May 30, 2025Updated last year
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated 11 months ago
- Time-sensitive affine types for predictable hardware generation☆152Jan 5, 2026Updated 6 months ago
- FPGA synthesis tool powered by program synthesis☆56Dec 15, 2025Updated 6 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Towards Hardware and Software Continuous Integration☆13Jun 8, 2020Updated 6 years ago
- generating hardware accelerators for pangenomic graph queries☆45Jul 1, 2026Updated last week
- ☆16Oct 25, 2022Updated 3 years ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆603Updated this week
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 5 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- A core language for rule-based hardware design 🦑☆175Dec 10, 2025Updated 6 months ago
- Release of stream-specialization software/hardware stack.☆126May 5, 2023Updated 3 years ago
- A Python-like programming language for testing and experimenting with concurrent programs.☆34Apr 7, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- a battery-included library for dataflow protocols☆24Jun 3, 2026Updated last month
- Functional Linear Algebra with Block Matrices☆11Feb 17, 2022Updated 4 years ago
- domain-level nucleic acid reaction enumeration☆10Aug 23, 2023Updated 2 years ago
- A C compiler with SSA-based backend optimzation☆15Mar 19, 2016Updated 10 years ago
- The Shang high-level synthesis framework☆120May 29, 2014Updated 12 years ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Jul 1, 2026Updated last week
- Fearless hardware design☆206Aug 20, 2025Updated 10 months ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆434Apr 20, 2022Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Haskell library for hardware description☆106Aug 18, 2025Updated 10 months ago
- ☆106Jun 27, 2022Updated 4 years ago
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated last year
- A lighweight and parallel snapshot testing framework in rust☆41Aug 17, 2023Updated 2 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- Re-implementation of the TASO compiler using equality saturation☆142Jun 28, 2021Updated 5 years ago
- High level synthesis language for hardware design☆100Jun 10, 2026Updated 3 weeks ago
- A domain-specific language and compiler for image processing☆78Mar 20, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated 2 years ago
- EQueue Dialect☆43Feb 3, 2022Updated 4 years ago
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- egraph <-> json☆17Dec 29, 2025Updated 6 months ago
- Generate interface between Clash and Verilator☆24Dec 22, 2025Updated 6 months ago
- HeteroCL-MLIR dialect for accelerator design☆42Sep 18, 2024Updated last year
- Search-based compiler for high-performance DSP programming☆72Oct 29, 2024Updated last year