Alternatives and similar repositories for reticle

Users that are interested in reticle are comparing it to the libraries listed below

• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆145Updated last month
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆51Updated last month
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆45Updated last month
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆93Updated last year
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 3 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• rdaly525 / coreir
  ☆103Updated 3 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆159Updated 2 months ago
• David-Durst / embeddedHaskellAetherling
  ☆26Updated 2 years ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated 2 years ago
• gussmith23 / glenside
  A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…
  ☆70Updated 2 months ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated last month
• David-Durst / aetherling
  Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python
  ☆13Updated 4 years ago
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆50Updated 2 years ago
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆23Updated 2 years ago
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆116Updated last year
• cucapra / diospyros
  Search-based compiler for high-performance DSP programming
  ☆67Updated 9 months ago
• UCSBarchlab / Charm
  A Language for Closed-form High-level ARchitecture Modeling
  ☆21Updated 5 years ago
• johnwickerson / memalloy
  Memory consistency modelling using Alloy
  ☆31Updated 4 years ago
• rsnikhil / Bluespec_BSV_Tutorial
  Bluespec BSV HLHDL tutorial
  ☆108Updated 9 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆64Updated last month
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆73Updated 4 years ago
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆54Updated 4 years ago
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆36Updated 5 months ago
• dillonhuff / clockwork
  A polyhedral compiler for hardware accelerators
  ☆59Updated last year
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆41Updated 11 months ago
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆38Updated 2 years ago
• heterorefactor / heterorefactor
  HeteroRefactor: Refactoring for Heterogeneous Computing with FPGA
  ☆10Updated last week
• vegaluisjose / reticle-evaluation
  Reticle evaluation (PLDI 2021)
  ☆12Updated 4 years ago