vegaluisjose / reticleLinks
☆40Updated 3 years ago
Alternatives and similar repositories for reticle
Users that are interested in reticle are comparing it to the libraries listed below
Sorting:
- Verilog AST☆21Updated last year
- Time-sensitive affine types for predictable hardware generation☆143Updated 11 months ago
- FPGA synthesis tool powered by program synthesis☆49Updated last month
- A Hardware Pipeline Description Language☆44Updated last year
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- ☆26Updated 2 years ago
- The source code to the Voss II Hardware Verification Suite☆56Updated 2 months ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆70Updated 3 weeks ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- BTOR2 MLIR project☆26Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- ILA Model Database☆22Updated 4 years ago
- compiling DSLs to high-level hardware instructions☆22Updated 2 years ago
- ☆103Updated 2 years ago
- A core language for rule-based hardware design 🦑☆156Updated last week
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆92Updated last year
- HeteroCL-MLIR dialect for accelerator design☆41Updated 9 months ago
- Bridging polyhedral analysis tools to the MLIR framework☆113Updated last year
- A hardware synthesis framework with multi-level paradigm☆39Updated 5 months ago
- A polyhedral compiler for hardware accelerators☆59Updated 10 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- Search-based compiler for high-performance DSP programming☆65Updated 7 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 4 months ago
- HeteroRefactor: Refactoring for Heterogeneous Computing with FPGA☆10Updated 3 years ago
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- A formalization of the RVWMO (RISC-V) memory model☆33Updated 3 years ago
- Xilinx Modifications to Halide☆13Updated 4 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- A translation validation framework for MLIR☆86Updated 3 months ago