Alternatives and similar repositories for reticle

Users that are interested in reticle are comparing it to the libraries listed below

• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆143Updated 10 months ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆44Updated last year
• David-Durst / embeddedHaskellAetherling
  ☆26Updated 2 years ago
• gussmith23 / glenside
  A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…
  ☆70Updated 11 months ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆48Updated last week
• David-Durst / aetherling
  Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python
  ☆13Updated 4 years ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆49Updated last year
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated last month
• rdaly525 / coreir
  ☆103Updated 2 years ago
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆22Updated 4 years ago
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆22Updated 2 years ago
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 3 years ago
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆28Updated 3 months ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆92Updated 11 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆154Updated 7 months ago
• dillonhuff / clockwork
  A polyhedral compiler for hardware accelerators
  ☆57Updated 10 months ago
• cucapra / EventQueue
  EQueue Dialect
  ☆40Updated 3 years ago
• UCSBarchlab / Charm
  A Language for Closed-form High-level ARchitecture Modeling
  ☆20Updated 5 years ago
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆111Updated last year
• pku-liang / Hector
  A hardware synthesis framework with multi-level paradigm
  ☆39Updated 4 months ago
• Ekdohibs / PolyGen
  PolyGen is a code generator for the polyhedral model, written and proved in Coq.
  ☆10Updated 4 years ago
• sfu-arch / muir
  ☆24Updated 4 years ago
• StanfordAHA / lake
  Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…
  ☆22Updated last week
• heterorefactor / heterorefactor
  HeteroRefactor: Refactoring for Heterogeneous Computing with FPGA
  ☆10Updated 3 years ago
• pku-liang / ksim
  ☆41Updated 4 months ago
• icgrp / hipr
  ☆15Updated 2 years ago
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆33Updated 2 years ago