☆39Sep 17, 2021Updated 5 years ago
Alternatives and similar repositories for reticle
Users that are interested in reticle are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AST☆19Dec 2, 2023Updated 2 years ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆76May 30, 2025Updated last year
- Time-sensitive affine types for predictable hardware generation☆152Jan 5, 2026Updated 8 months ago
- FPGA synthesis tool powered by program synthesis☆55Dec 15, 2025Updated 9 months ago
- Towards Hardware and Software Continuous Integration☆13Jun 8, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- generating hardware accelerators for pangenomic graph queries☆45Jul 1, 2026Updated 2 months ago
- ☆16Oct 25, 2022Updated 3 years ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆614Updated this week
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 5 years ago
- A core language for rule-based hardware design 🦑☆187Dec 10, 2025Updated 9 months ago
- a battery-included library for dataflow protocols☆26Jul 21, 2026Updated 2 months ago
- Release of stream-specialization software/hardware stack.☆127May 5, 2023Updated 3 years ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated 2 years ago
- The Shang high-level synthesis framework☆120May 29, 2014Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A C compiler with SSA-based backend optimzation☆15Mar 19, 2016Updated 10 years ago
- Fearless hardware design☆212Jul 23, 2026Updated 2 months ago
- Functional Linear Algebra with Block Matrices☆11Feb 17, 2022Updated 4 years ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆437Apr 20, 2022Updated 4 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated 2 years ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆230Aug 31, 2020Updated 6 years ago
- A lighweight and parallel snapshot testing framework in rust☆41Aug 17, 2023Updated 3 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Re-implementation of the TASO compiler using equality saturation☆145Jun 28, 2021Updated 5 years ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- Haskell library for hardware description☆107Aug 18, 2025Updated last year
- ☆17Mar 26, 2025Updated last year
- A domain-specific language and compiler for image processing☆78Mar 20, 2021Updated 5 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated 2 years ago
- EQueue Dialect☆43Feb 3, 2022Updated 4 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆41May 17, 2022Updated 4 years ago
- egraph <-> json☆18Dec 29, 2025Updated 8 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- Generate interface between Clash and Verilator☆25Dec 22, 2025Updated 9 months ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- A Python-like programming language for testing and experimenting with concurrent programs.☆34Sep 12, 2026Updated 2 weeks ago
- HeteroCL-MLIR dialect for accelerator design☆42Sep 18, 2024Updated 2 years ago
- ☆23Feb 18, 2025Updated last year
- A Language for Closed-form High-level ARchitecture Modeling☆21Feb 10, 2020Updated 6 years ago