☆40Sep 17, 2021Updated 4 years ago
Alternatives and similar repositories for reticle
Users that are interested in reticle are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆75May 30, 2025Updated 11 months ago
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated 9 months ago
- Time-sensitive affine types for predictable hardware generation☆151Jan 5, 2026Updated 4 months ago
- A DSL for Systolic Arrays☆85Dec 14, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FPGA synthesis tool powered by program synthesis☆55Dec 15, 2025Updated 4 months ago
- generating hardware accelerators for pangenomic graph queries☆42May 2, 2026Updated last week
- Intermediate Language (IL) for Hardware Accelerator Generators☆593Apr 30, 2026Updated last week
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 5 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 4 months ago
- A Python-like programming language for testing and experimenting with concurrent programs.☆34Apr 7, 2026Updated last month
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- a battery-included library for dataflow protocols☆24Apr 30, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Functional Linear Algebra with Block Matrices☆11Feb 17, 2022Updated 4 years ago
- Fearless hardware design☆201Aug 20, 2025Updated 8 months ago
- The Shang high-level synthesis framework☆120May 29, 2014Updated 11 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆15Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆433Apr 20, 2022Updated 4 years ago
- ☆105Jun 27, 2022Updated 3 years ago
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated last year
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Re-implementation of the TASO compiler using equality saturation☆140Jun 28, 2021Updated 4 years ago
- High level synthesis language for hardware design☆92Apr 30, 2026Updated last week
- A domain-specific language and compiler for image processing☆78Mar 20, 2021Updated 5 years ago
- ☆17Mar 26, 2025Updated last year
- EQueue Dialect☆42Feb 3, 2022Updated 4 years ago
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- egraph <-> json☆17Dec 29, 2025Updated 4 months ago
- Generate interface between Clash and Verilator☆23Dec 22, 2025Updated 4 months ago
- HeteroCL-MLIR dialect for accelerator design☆42Sep 18, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆23Feb 18, 2025Updated last year
- Search-based compiler for high-performance DSP programming☆71Oct 29, 2024Updated last year
- A Language for Closed-form High-level ARchitecture Modeling☆21Feb 10, 2020Updated 6 years ago
- High quality and composable RTL libraries in SystemVerilog☆32Updated this week
- ☆87Mar 5, 2024Updated 2 years ago
- ☆15Jun 14, 2022Updated 3 years ago
- ☆26Oct 6, 2023Updated 2 years ago