vegaluisjose / reticle
☆40Updated 3 years ago
Alternatives and similar repositories for reticle:
Users that are interested in reticle are comparing it to the libraries listed below
- Time-sensitive affine types for predictable hardware generation☆143Updated 8 months ago
- A Hardware Pipeline Description Language☆44Updated last year
- Verilog AST☆21Updated last year
- BTOR2 MLIR project☆25Updated last year
- ☆25Updated 2 years ago
- FPGA synthesis tool powered by program synthesis☆41Updated 4 months ago
- The source code to the Voss II Hardware Verification Suite☆57Updated this week
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆89Updated 9 months ago
- A core language for rule-based hardware design 🦑☆147Updated 5 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- CoreIR Symbolic Analyzer☆64Updated 4 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆71Updated 9 months ago
- ☆102Updated 2 years ago
- compiling DSLs to high-level hardware instructions☆22Updated 2 years ago
- A polyhedral compiler for hardware accelerators☆56Updated 8 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆12Updated 3 years ago
- ILA Model Database☆22Updated 4 years ago
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆37Updated 11 months ago
- Search-based compiler for high-performance DSP programming☆63Updated 4 months ago
- A hardware synthesis framework with multi-level paradigm☆38Updated 2 months ago
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- ☆15Updated 2 years ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆96Updated this week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆88Updated 11 months ago
- ☆23Updated 4 years ago
- HeteroRefactor: Refactoring for Heterogeneous Computing with FPGA☆10Updated 3 years ago
- A formalization of the RVWMO (RISC-V) memory model☆32Updated 2 years ago