An Open Source Deep Learning Inference Engine Based on FPGA
☆163Jan 29, 2021Updated 5 years ago
Alternatives and similar repositories for TF2
Users that are interested in TF2 are comparing it to the libraries listed below
Sorting:
- ☆72Feb 16, 2023Updated 3 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆443Dec 2, 2019Updated 6 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆39May 27, 2021Updated 4 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,367Feb 14, 2022Updated 4 years ago
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 6 months ago
- ☆16Jan 20, 2021Updated 5 years ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆273May 6, 2023Updated 2 years ago
- ☆243Jun 21, 2022Updated 3 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago
- ☆71Aug 14, 2020Updated 5 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆376Jan 20, 2025Updated last year
- This project is trying to create a base vitis platform to run with DPU☆49Jul 8, 2020Updated 5 years ago
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 6 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆226Apr 22, 2019Updated 6 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆474Feb 27, 2018Updated 8 years ago
- This is an open CNN accelerator for everyone to use☆14Jul 15, 2019Updated 6 years ago
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆361Oct 17, 2023Updated 2 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆385Dec 27, 2023Updated 2 years ago
- Neural Network Acceleration using CPU/GPU, ASIC, FPGA☆63Aug 17, 2020Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Apr 4, 2022Updated 3 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆786Dec 10, 2019Updated 6 years ago
- [ICLR 2022 Oral] F8Net: Fixed-Point 8-bit Only Multiplication for Network Quantization☆93May 5, 2022Updated 3 years ago
- Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks☆622Jan 3, 2020Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Feb 22, 2021Updated 5 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- ☆29Jun 10, 2019Updated 6 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Jul 8, 2020Updated 5 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Apr 20, 2024Updated last year
- Dataflow compiler for QNN inference on FPGAs☆945Updated this week
- Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102☆19May 30, 2020Updated 5 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆245Apr 10, 2023Updated 2 years ago
- This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning an…☆2,056Nov 8, 2025Updated 3 months ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,723Updated this week
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆149Dec 25, 2019Updated 6 years ago
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆22Jul 30, 2021Updated 4 years ago
- This is a circular buffer controller used in FPGA.☆34Jan 12, 2016Updated 10 years ago