TF2-Engine / TF2Links
An Open Source Deep Learning Inference Engine Based on FPGA
☆159Updated 4 years ago
Alternatives and similar repositories for TF2
Users that are interested in TF2 are comparing it to the libraries listed below
Sorting:
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆186Updated last year
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆230Updated 6 years ago
- ☆241Updated 3 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆163Updated 3 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆329Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆219Updated 6 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- ☆248Updated 4 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆262Updated 2 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆308Updated 4 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 7 years ago
- ☆33Updated 6 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆278Updated 5 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 8 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆67Updated 5 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆354Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆158Updated 6 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆111Updated 7 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- DPU on PYNQ☆226Updated 2 weeks ago
- This project is trying to create a base vitis platform to run with DPU☆48Updated 5 years ago
- ☆130Updated 2 months ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆231Updated 6 months ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago