Digital Design Lab Spring 2019 Final Project
☆13Jun 17, 2019Updated 7 years ago
Alternatives and similar repositories for DNN-accelerator-on-zynq
Users that are interested in DNN-accelerator-on-zynq are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Jun 22, 2021Updated 5 years ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Aug 28, 2021Updated 5 years ago
- A few tools for doing video processing on the Zybo FPGA board using VHDL☆11Jun 6, 2017Updated 9 years ago
- Codes for our paper "Exploring Bit-Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment" [NeurIPS'19 EMC2 workshop]…☆10Oct 12, 2020Updated 6 years ago
- RTL-level Convolutional Network Accelerator Implementation on Xilinx Spartan 6. Evaluation for scalability.☆13Jan 9, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 9 years ago
- Our project is the system that enables a moving camera to track a moving object in real time. We plan on doing this by having a camera m…☆35Dec 10, 2013Updated 12 years ago
- Open Source Projects from Pallas Lab☆21Oct 10, 2021Updated 5 years ago
- HDL Obfuscator☆13May 13, 2021Updated 5 years ago
- Digital Logic Lecture Final Project in the first term of year 2020-21☆11Jan 25, 2021Updated 5 years ago
- ☆20Mar 21, 2023Updated 3 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆24Mar 25, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An Interpretable N-gram Perplexity Threat Model for Large Language Model Jailbreaks [ICML 2025]☆12Jun 11, 2025Updated last year
- 第四届全国大学生嵌入式比赛SoC☆12Apr 1, 2022Updated 4 years ago
- Accelerator for LLM Based on Chisel3☆15Jul 16, 2026Updated 3 months ago
- RTL code for the DPU chip designed for irregular graphs☆14May 30, 2022Updated 4 years ago
- [NeurIPS 2020] "FracTrain: Fractionally Squeezing Bit Savings Both Temporally and Spatially for Efficient DNN Training" by Yonggan Fu, Ha…☆10Feb 13, 2022Updated 4 years ago
- An accurate Electro Cardio Graph system, with peak detection and counting mechanism programmed in Verilog.☆15Jan 6, 2019Updated 7 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆274May 6, 2023Updated 3 years ago
- ☆12Jan 31, 2023Updated 3 years ago
- ☆24May 14, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆109Sep 9, 2018Updated 8 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆19Feb 27, 2021Updated 5 years ago
- Static Block Floating Point Quantization for CNN☆38Jun 9, 2021Updated 5 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Jun 5, 2023Updated 3 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 7 years ago
- End to end framework to replace camera ISP with a deep learning model.☆16Jan 16, 2021Updated 5 years ago
- deep learning library with pipeline for MNIST classification, synthesizable on DE1 SoC FPGAs☆15Jan 15, 2025Updated last year
- Systolic-array based Deep Learning Accelerator generator☆29Dec 11, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Peking University Embedded Microprocessor System Lesson’s all Homework☆10Dec 28, 2021Updated 4 years ago
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆15Feb 17, 2023Updated 3 years ago
- A new FDE front-end based on tauri☆11Jun 7, 2026Updated 5 months ago
- A 1D Convolutional Neural Network I trained to detect 5 types of arrhythmia in heartbeats taken from the MIT/BIH Arrhythmia Database☆16Oct 10, 2017Updated 9 years ago
- An ATE Pattern Generator for PULP chips and JTAG Taps in general☆11Aug 27, 2025Updated last year
- Research about dataflow architecture☆15Nov 30, 2023Updated 2 years ago
- This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code…☆14May 6, 2020Updated 6 years ago