Learn NVDLA by SOMNIA
☆42Dec 13, 2019Updated 6 years ago
Alternatives and similar repositories for somnia
Users that are interested in somnia are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆238Dec 22, 2025Updated 4 months ago
- ☆49Nov 18, 2019Updated 6 years ago
- ☆61Mar 14, 2022Updated 4 years ago
- OpenDLA for trying the demo and FPGA solution☆17Jul 28, 2022Updated 3 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆231Dec 18, 2018Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- This is Max's blog, something interesting in it.☆13Jan 1, 2023Updated 3 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated 2 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆26Mar 8, 2026Updated last month
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆167Jan 16, 2022Updated 4 years ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 11 months ago
- A NVDLA Loadable Parser.☆12Mar 2, 2022Updated 4 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆23Apr 25, 2025Updated last year
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- This is the open-source version of TinyTS. The code is dirty so far. We may clean the code in the future.☆21Aug 11, 2025Updated 8 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆22Nov 3, 2025Updated 6 months ago
- ☆33Mar 6, 2023Updated 3 years ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- PyTorch compilation tutorial covering TorchScript, torch.fx, and Slapo☆17Mar 13, 2023Updated 3 years ago
- A simple baremetal program template for RISC-V inspired from riscv benchmark tests☆11Apr 17, 2018Updated 8 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆67Oct 14, 2025Updated 6 months ago
- ☆42Mar 31, 2025Updated last year
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 8 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated 3 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆10Sep 7, 2023Updated 2 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆31Jan 29, 2026Updated 3 months ago
- ☆12Apr 19, 2022Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 2 months ago
- ☆22Oct 15, 2018Updated 7 years ago
- some sample caffemodel, prototxt, test images and pre compiled loadabes .☆13Apr 30, 2021Updated 5 years ago
- ☆14Oct 30, 2024Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Oct 5, 2017Updated 8 years ago
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Nix template for the chisel-based industrial designing flows.☆56Apr 23, 2025Updated last year
- A Rocket-based RISC-V superscalar in-order core☆38Mar 11, 2026Updated last month
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- ☆17Oct 2, 2019Updated 6 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 9 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated 3 weeks ago