Learn NVDLA by SOMNIA
☆42Dec 13, 2019Updated 6 years ago
Alternatives and similar repositories for somnia
Users that are interested in somnia are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆238Dec 22, 2025Updated 8 months ago
- ☆49Nov 18, 2019Updated 6 years ago
- ☆61Mar 14, 2022Updated 4 years ago
- OpenDLA for trying the demo and FPGA solution☆17Jul 28, 2022Updated 4 years ago
- ☆42Oct 26, 2021Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆233Dec 18, 2018Updated 7 years ago
- This is Max's blog, something interesting in it.☆13Jan 1, 2023Updated 3 years ago
- A NVDLA Loadable Parser.☆13Mar 2, 2022Updated 4 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆166Jan 16, 2022Updated 4 years ago
- ☆46Mar 31, 2025Updated last year
- This is the open-source version of TinyTS. The code is dirty so far. We may clean the code in the future.☆22Aug 11, 2025Updated last year
- ☆15Jul 28, 2026Updated last month
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- some sample caffemodel, prototxt, test images and pre compiled loadabes .☆14Apr 30, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- ☆33Mar 6, 2023Updated 3 years ago
- ☆22Nov 3, 2025Updated 10 months ago
- PyTorch compilation tutorial covering TorchScript, torch.fx, and Slapo☆17Mar 13, 2023Updated 3 years ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆70Oct 14, 2025Updated 10 months ago
- A simple baremetal program template for RISC-V inspired from riscv benchmark tests☆12Apr 17, 2018Updated 8 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆27Mar 8, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆11Sep 7, 2023Updated 3 years ago
- Hardware acceleration for transformer attention mechanisms on NVIDIA Deep Learning Accelerator (NVDLA), enabling efficient inference of…☆20Mar 30, 2025Updated last year
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 6 months ago
- ☆12Apr 19, 2022Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆39May 20, 2026Updated 3 months ago
- ☆22Oct 15, 2018Updated 7 years ago
- ☆17Oct 2, 2019Updated 6 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Oct 5, 2017Updated 8 years ago
- ☆18Aug 17, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 10 years ago
- The Scala parser to parse riscv/riscv-opcodes generate☆26Jan 21, 2026Updated 7 months ago
- ☆14Oct 30, 2024Updated last year
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆224Jan 23, 2020Updated 6 years ago
- RTL implementation of Flex-DPE.☆119Feb 22, 2020Updated 6 years ago