soDLA-publishment / somniaLinks
Learn NVDLA by SOMNIA
☆42Updated 6 years ago
Alternatives and similar repositories for somnia
Users that are interested in somnia are comparing it to the libraries listed below
Sorting:
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- ☆41Updated 9 months ago
- ☆48Updated 6 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Updated 6 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆16Updated 6 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated last week
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆45Updated last year
- ☆36Updated 4 years ago
- OpenDLA for trying the demo and FPGA solution☆18Updated 3 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated 6 months ago
- ☆85Updated 2 years ago
- The official NaplesPU hardware code repository☆21Updated 6 years ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Updated 5 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated 3 weeks ago
- ☆33Updated 2 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated last year
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 3 years ago
- ☆19Updated 6 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆21Updated 7 months ago
- ☆89Updated last week
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 10 months ago
- A simple cycle-accurate DaDianNao simulator☆13Updated 6 years ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 5 years ago
- ☆35Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆47Updated 2 weeks ago
- Ventus GPGPU ISA Simulator Based on Spike☆49Updated last week
- ☆16Updated 6 years ago