soDLA-publishment / somniaLinks
Learn NVDLA by SOMNIA
☆43Updated 5 years ago
Alternatives and similar repositories for somnia
Users that are interested in somnia are comparing it to the libraries listed below
Sorting:
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- ☆35Updated 6 months ago
- ☆46Updated 5 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆10Updated 5 years ago
- OpenDLA for trying the demo and FPGA solution☆18Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week
- ☆32Updated 2 years ago
- ☆36Updated 4 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆15Updated 6 years ago
- A Toy-Purpose TPU Simulator☆19Updated last year
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- ☆16Updated 6 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆43Updated 9 months ago
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated 2 weeks ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- ☆84Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆35Updated 6 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 7 months ago
- A simple cycle-accurate DaDianNao simulator☆13Updated 6 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆46Updated last week
- A scalable Eyeriss model in SystemC.☆29Updated 2 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆23Updated last month
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- course design☆22Updated 7 years ago