soDLA-publishment / somnia
Learn NVDLA by SOMNIA
☆33Updated 5 years ago
Alternatives and similar repositories for somnia:
Users that are interested in somnia are comparing it to the libraries listed below
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆52Updated 5 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆14Updated 5 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆34Updated 2 weeks ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆26Updated last week
- ☆30Updated last month
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆17Updated last month
- OpenDLA for trying the demo and FPGA solution☆16Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆34Updated 4 months ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- ☆30Updated 2 years ago
- ☆44Updated 5 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆15Updated 5 months ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 4 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆34Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆20Updated 7 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆55Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 2 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆53Updated 3 years ago
- ☆81Updated last year
- ☆33Updated last month