soDLA-publishment / somniaLinks
Learn NVDLA by SOMNIA
☆33Updated 5 years ago
Alternatives and similar repositories for somnia
Users that are interested in somnia are comparing it to the libraries listed below
Sorting:
- ☆30Updated 2 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- ☆44Updated 5 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- ☆35Updated 4 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 5 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆17Updated 5 years ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆20Updated 7 years ago
- Accelerator simulation framework using nn_dataflow traces and energy, etc. post-processing☆7Updated 6 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- OpenDLA for trying the demo and FPGA solution☆16Updated 2 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆14Updated 5 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆15Updated 6 months ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- A simple cycle-accurate DaDianNao simulator☆13Updated 6 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆25Updated this week
- ☆33Updated 2 months ago
- Pulp virtual platform☆23Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆30Updated 2 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 4 years ago