eisl-nctu / falcoLinks
A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.
☆16Updated 3 years ago
Alternatives and similar repositories for falco
Users that are interested in falco are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆31Updated 9 months ago
- ☆30Updated 3 weeks ago
- DUTH RISC-V Microprocessor☆20Updated 8 months ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆21Updated 12 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- The official NaplesPU hardware code repository☆17Updated 6 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated last month
- Advanced Architecture Labs with CVA6☆65Updated last year
- ☆12Updated 3 months ago
- ☆15Updated 2 months ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 5 months ago
- ☆52Updated 6 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆14Updated 4 months ago
- ☆29Updated 5 years ago
- ☆77Updated 10 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 2 months ago
- ☆27Updated 5 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated 3 weeks ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆21Updated 11 months ago
- Branch Predictor Optimization for BlackParrot☆15Updated last year
- ☆17Updated last week
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 months ago