eisl-nctu / falcoLinks
A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.
☆15Updated 3 years ago
Alternatives and similar repositories for falco
Users that are interested in falco are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Microprocessor☆23Updated last year
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- ☆28Updated 6 years ago
- An example Hardware Processing Engine☆12Updated 2 years ago
- ☆33Updated last month
- HLS for Networks-on-Chip☆39Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated 3 weeks ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 3 years ago
- Advanced Architecture Labs with CVA6☆72Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Updated 2 months ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Updated last month
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- Development of a Network on Chip Simulation using SystemC.☆33Updated 8 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- BlackParrot on Zynq☆47Updated 3 weeks ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Updated 10 months ago
- Administrative repository for the Integrated Matrix Extension Task Group☆30Updated 3 weeks ago
- The official NaplesPU hardware code repository☆21Updated 6 years ago
- ☆12Updated 3 months ago
- ☆80Updated 11 years ago
- This is the fork of CVA6 intended for PULP development.☆21Updated 3 weeks ago
- SystemVerilog Functional Coverage for RISC-V ISA☆33Updated last month
- SystemC training aimed at TLM.☆34Updated 5 years ago
- Project repo for the POSH on-chip network generator☆52Updated 9 months ago
- ☆57Updated 6 years ago
- Ratatoskr NoC Simulator☆29Updated 4 years ago
- ☆31Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated last month
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆39Updated last year