eisl-nctu / falco
A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.
☆16Updated 3 years ago
Alternatives and similar repositories for falco:
Users that are interested in falco are comparing it to the libraries listed below
- Reconfigurable Binary Engine☆16Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- ☆27Updated last month
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 9 months ago
- ☆46Updated 6 years ago
- APB Logic☆18Updated 5 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 2 months ago
- ☆27Updated 5 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 7 months ago
- BlackParrot on Zynq☆40Updated 2 months ago
- DUTH RISC-V Microprocessor☆19Updated 5 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated this week
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- This is the fork of CVA6 intended for PULP development.☆20Updated last week
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 2 months ago
- ☆27Updated 4 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆23Updated 6 years ago
- Simple single-port AXI memory interface☆41Updated 11 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆31Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Updated 2 years ago
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- PCI Express controller model☆56Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 8 months ago