eisl-nctu / falcoLinks
A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.
☆16Updated 3 years ago
Alternatives and similar repositories for falco
Users that are interested in falco are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Updated 2 years ago
- ☆30Updated last week
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 4 months ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 11 months ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆19Updated 12 years ago
- APB Logic☆18Updated 7 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago
- ☆27Updated 5 years ago
- ☆29Updated 4 years ago
- DUTH RISC-V Microprocessor☆20Updated 7 months ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- The official NaplesPU hardware code repository☆17Updated 5 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆29Updated last month
- RISC-V soft-core PEs for TaPaSCo☆22Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 6 months ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- PCI Express controller model☆59Updated 2 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆26Updated last month
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- General Purpose AXI Direct Memory Access☆53Updated last year
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆32Updated last month
- 256-bit vector processor based on the RISC-V vector (V) extension☆29Updated 4 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated this week