eisl-nctu / falcoLinks
A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.
☆16Updated 3 years ago
Alternatives and similar repositories for falco
Users that are interested in falco are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- DUTH RISC-V Microprocessor☆20Updated 6 months ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 11 months ago
- ☆30Updated 2 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 3 weeks ago
- RISC-V soft-core PEs for TaPaSCo☆21Updated last year
- Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.☆32Updated last year
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Updated 2 years ago
- ☆27Updated 5 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- Implementation of post-process coverage, and batch waveform search☆15Updated 3 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last week
- Advanced Architecture Labs with CVA6☆62Updated last year
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 4 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated this week
- ☆29Updated 4 years ago
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- Branch Predictor Optimization for BlackParrot☆15Updated last year
- This is the fork of CVA6 intended for PULP development.☆21Updated 2 weeks ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆19Updated 11 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 2 months ago
- YSYX RISC-V Project NJU Study Group☆16Updated 5 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆23Updated 6 years ago
- APB Logic☆18Updated 6 months ago
- matrix-coprocessor for RISC-V☆18Updated 2 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆84Updated last week
- RISC-V Matrix Specification☆22Updated 6 months ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago