eisl-nctu / falco
A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.
☆16Updated 3 years ago
Alternatives and similar repositories for falco:
Users that are interested in falco are comparing it to the libraries listed below
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- ☆24Updated last month
- ☆26Updated 5 years ago
- ☆26Updated 4 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆18Updated 11 years ago
- ☆42Updated 6 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 7 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆26Updated 6 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆64Updated last month
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 8 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- RISC-V IOMMU in verilog☆17Updated 2 years ago
- Platform Level Interrupt Controller☆37Updated 10 months ago
- YSYX RISC-V Project NJU Study Group☆15Updated 2 months ago
- DUTH RISC-V Microprocessor☆19Updated 3 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆30Updated 10 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- BlackParrot on Zynq☆35Updated 3 weeks ago
- APB Logic☆15Updated 3 months ago
- The official NaplesPU hardware code repository☆15Updated 5 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated last month
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆33Updated last year
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated last month
- RISC-V Matrix Specification☆19Updated 3 months ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago