eisl-nctu / falcoLinks
A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.
☆15Updated 4 years ago
Alternatives and similar repositories for falco
Users that are interested in falco are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- ☆33Updated 2 months ago
- DUTH RISC-V Microprocessor☆23Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Updated last week
- An example Hardware Processing Engine☆12Updated 2 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Updated 2 months ago
- Advanced Architecture Labs with CVA6☆73Updated 2 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Updated 11 months ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- RISC-V Core Local Interrupt Controller (CLINT)☆29Updated 2 weeks ago
- HLS for Networks-on-Chip☆39Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆79Updated 2 months ago
- ☆29Updated 6 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- ☆12Updated 3 months ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆23Updated this week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated last month
- matrix-coprocessor for RISC-V☆29Updated last month
- BlackParrot on Zynq☆48Updated this week
- The official NaplesPU hardware code repository☆21Updated 6 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆69Updated 11 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 4 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- Branch Predictor Optimization for BlackParrot☆15Updated last year
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Updated 2 weeks ago
- RISC-V Matrix Specification☆23Updated last year
- ☆31Updated 5 years ago
- SystemC training aimed at TLM.☆35Updated 5 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆33Updated last month