eisl-nctu / falcoLinks
A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.
☆16Updated 3 years ago
Alternatives and similar repositories for falco
Users that are interested in falco are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Microprocessor☆20Updated 9 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- ☆29Updated last month
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆21Updated 12 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 6 months ago
- An example Hardware Processing Engine☆11Updated 2 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated 3 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 2 months ago
- ☆27Updated 5 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 3 months ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- ☆29Updated 5 years ago
- matrix-coprocessor for RISC-V☆19Updated 5 months ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- RISC-V Core Local Interrupt Controller (CLINT)☆28Updated 3 months ago
- ☆19Updated 3 weeks ago
- ☆53Updated 6 years ago
- This is the fork of CVA6 intended for PULP development.☆22Updated last week
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated this week
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆34Updated last year
- The purpose of the repo is to support CORE-V Wally architectural verification☆14Updated 2 weeks ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆17Updated last year
- Project repo for the POSH on-chip network generator☆50Updated 6 months ago
- ☆27Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago