eisl-nctu / falcoLinks
A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.
☆16Updated 3 years ago
Alternatives and similar repositories for falco
Users that are interested in falco are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- DUTH RISC-V Microprocessor☆22Updated 10 months ago
- An example Hardware Processing Engine☆11Updated 2 years ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- ☆30Updated 3 weeks ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated last month
- ☆12Updated last week
- HLS for Networks-on-Chip☆36Updated 4 years ago
- matrix-coprocessor for RISC-V☆20Updated 5 months ago
- ☆27Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆60Updated last year
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆42Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 months ago
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 7 months ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆17Updated last year
- ☆29Updated 5 years ago
- ☆27Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆91Updated last month
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- RISC-V Core Local Interrupt Controller (CLINT)☆28Updated 3 months ago
- ☆23Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago