A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.
☆15Jan 14, 2022Updated 4 years ago
Alternatives and similar repositories for falco
Users that are interested in falco are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MAC system with IEEE754 compatibility☆14Nov 22, 2023Updated 2 years ago
- Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.☆39Oct 25, 2023Updated 3 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- Reconfigurable Binary Engine☆18Mar 23, 2021Updated 5 years ago
- A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA wi…☆17Jan 4, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated 2 years ago
- ☆13Oct 11, 2023Updated 3 years ago
- Repository to hold fabscalar project and simulations☆13Mar 17, 2015Updated 11 years ago
- a hardware task scheduler design☆11Sep 14, 2022Updated 4 years ago
- ☆15Oct 27, 2026Updated last week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- This is the verilog implementation of IEEE 754 32 bit floating point multiplier☆12Jul 12, 2020Updated 6 years ago
- a verilog snake game program☆11Oct 13, 2022Updated 4 years ago
- A simple superscalar out-of-order RISC-V microprocessor☆259Feb 24, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hardware Description Language on FPGA☆12Sep 18, 2023Updated 3 years ago
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆19Oct 22, 2026Updated 2 weeks ago
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆192Apr 4, 2026Updated 7 months ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆26Nov 21, 2020Updated 5 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- 陽明交通大學/台灣大學 修課心得😀☆21Jul 7, 2024Updated 2 years ago
- Dual-Core Out-of-Order MIPS CPU Design☆26May 8, 2025Updated last year
- ☆20Dec 21, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆239Aug 25, 2020Updated 6 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 5 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Jul 14, 2021Updated 5 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆56Aug 14, 2024Updated 2 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆20Oct 19, 2026Updated 2 weeks ago
- Designing Video Game Hardware in Verilog☆29Jan 5, 2020Updated 6 years ago
- A terminal-based recreation of Google Chrome's famous T-Rex game☆16Oct 23, 2025Updated last year
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- FPGA Many-core Processor Implementation☆11Nov 27, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆53Dec 11, 2023Updated 2 years ago
- Transforms an image into an ASCII style colored text on your terminal.☆29Jun 22, 2017Updated 9 years ago
- fpga verilog risc-v rv32i cpu☆15Apr 18, 2023Updated 3 years ago
- [NYCU 2021 Spring] Digital Circuits and Systems☆34Jan 26, 2024Updated 2 years ago
- ☆59Jul 2, 2023Updated 3 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆34Jun 12, 2023Updated 3 years ago
- OmniXtend cache coherence protocol☆85Jun 10, 2025Updated last year