eisl-nctu / falcoLinks
A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.
☆15Updated 3 years ago
Alternatives and similar repositories for falco
Users that are interested in falco are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆32Updated last year
- DUTH RISC-V Microprocessor☆22Updated last year
- The official NaplesPU hardware code repository☆20Updated 6 years ago
- ☆32Updated 3 weeks ago
- Advanced Architecture Labs with CVA6☆71Updated last year
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 9 months ago
- ☆28Updated 6 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated last week
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆47Updated this week
- An example Hardware Processing Engine☆12Updated 2 years ago
- HLS for Networks-on-Chip☆38Updated 4 years ago
- Development of a Network on Chip Simulation using SystemC.☆33Updated 8 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- RISC-V Core Local Interrupt Controller (CLINT)☆29Updated last week
- matrix-coprocessor for RISC-V☆25Updated this week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆29Updated this week
- SystemVerilog Functional Coverage for RISC-V ISA☆32Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated last week
- ☆57Updated 6 years ago
- SystemC training aimed at TLM.☆34Updated 5 years ago
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- Ratatoskr NoC Simulator☆29Updated 4 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last week
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Updated 8 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆73Updated 5 years ago
- ☆29Updated last year
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Updated 2 years ago