eisl-nctu / falcoLinks
A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.
☆16Updated 3 years ago
Alternatives and similar repositories for falco
Users that are interested in falco are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆32Updated last year
- DUTH RISC-V Microprocessor☆22Updated 11 months ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 9 months ago
- ☆32Updated this week
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- Advanced Architecture Labs with CVA6☆71Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 3 years ago
- ☆78Updated 11 years ago
- Branch Predictor Optimization for BlackParrot☆15Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆47Updated 3 weeks ago
- BlackParrot on Zynq☆47Updated last week
- ☆28Updated last year
- An example Hardware Processing Engine☆12Updated 2 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆70Updated 5 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Updated 2 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆93Updated 3 weeks ago
- ☆19Updated last month
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- HLS for Networks-on-Chip☆37Updated 4 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated 2 weeks ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 9 months ago
- Platform Level Interrupt Controller☆43Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Updated 3 years ago
- ☆23Updated 4 years ago
- ☆31Updated 5 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆32Updated 5 months ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆26Updated 3 weeks ago