cpantel / DVGHV
Designing Video Game Hardware in Verilog
☆26Updated 5 years ago
Alternatives and similar repositories for DVGHV:
Users that are interested in DVGHV are comparing it to the libraries listed below
- Verilog re-implementation of the famous CAPCOM arcade game☆28Updated 6 years ago
- VGA-compatible text mode functionality☆16Updated 4 years ago
- FPGA examples for 8bitworkshop.com☆29Updated 5 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆52Updated 4 years ago
- "Designing Video Game Hardware in Verilog" in iCE40HX8K Breakout Board.☆19Updated 5 years ago
- Simulation of the classic Pacman arcade game on a PanoLogic thin client.☆33Updated 5 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- A SoC for DOOM☆17Updated 4 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆36Updated 3 years ago
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆44Updated 2 years ago
- A very simple RISC-V ISA emulator.☆37Updated 4 years ago
- TV80 Z80-compatible microprocessor☆51Updated 5 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- SNES SPC music player for Tang Nano 20k☆20Updated last year
- HDMI core in Chisel HDL☆50Updated last year
- A blinky project for the ULX3S v3.0.3 FPGA board☆16Updated 6 years ago
- The PS-FPGA project (top level)☆23Updated 3 years ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆40Updated 3 years ago
- Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001)☆54Updated 8 years ago
- A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano☆35Updated 4 years ago
- Soft USB for LiteX☆50Updated 2 years ago
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆73Updated 2 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Updated 5 years ago
- ☆16Updated 2 months ago
- Graphics demos☆106Updated last year
- This is a higan/Verilator co-simulation example/framework☆50Updated 7 years ago
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆16Updated 4 years ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆46Updated 2 years ago
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆30Updated 3 months ago