cpantel / DVGHVView external linksLinks
Designing Video Game Hardware in Verilog
☆27Jan 5, 2020Updated 6 years ago
Alternatives and similar repositories for DVGHV
Users that are interested in DVGHV are comparing it to the libraries listed below
Sorting:
- Poseidon board for FPGA☆19May 16, 2024Updated last year
- SNES for MiST/MiSTer☆15Oct 14, 2025Updated 4 months ago
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆17Feb 2, 2026Updated last week
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated 11 months ago
- 2014 UCSC Extension FPGA class☆20Oct 23, 2015Updated 10 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- Simulation of the classic Pacman arcade game on a PanoLogic thin client.☆34Nov 3, 2019Updated 6 years ago
- Mac Plus/SE in FPGA☆15Mar 10, 2025Updated 11 months ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 7 years ago
- "Designing Video Game Hardware in Verilog" in iCE40HX8K Breakout Board.☆17Dec 31, 2019Updated 6 years ago
- Atari ST/STe core for FPGAs☆47Mar 21, 2025Updated 10 months ago
- DUTH RISC-V Microprocessor☆23Dec 4, 2024Updated last year
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Oct 8, 2016Updated 9 years ago
- Some materials and sample source for RV32 OS projects.☆21May 31, 2022Updated 3 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions.☆25Jun 4, 2025Updated 8 months ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆27May 17, 2022Updated 3 years ago
- ☆25Jan 16, 2019Updated 7 years ago
- A Full Hardware Real-Time Ray-Tracer☆111Nov 16, 2025Updated 2 months ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆33Jun 30, 2021Updated 4 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- A voxel game/Minecraft clone for the iCE40 UP5K FPGA☆208Oct 28, 2025Updated 3 months ago
- Docker image with Xilinx ISE 14.7☆35Feb 1, 2021Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year
- Minimig for the DE1 board☆50Apr 18, 2022Updated 3 years ago
- FDD+IDE MultiController for MSX☆35May 19, 2024Updated last year
- ☆13Oct 3, 2025Updated 4 months ago
- A zero-cost, open-source desktop AI assistant that understands your screen and responds in real time (with cua)☆20Jan 26, 2026Updated 2 weeks ago
- Arduino sketch for programming pic controllers.☆13Apr 23, 2022Updated 3 years ago
- Example Verilog code for Ulx3s☆41May 5, 2022Updated 3 years ago
- BD-JB for up to PS4 12.50☆28Updated this week
- Reusable Verilog 2005 components for FPGA designs☆49Dec 14, 2025Updated 2 months ago
- Code download to vintage PDP-11's over serial console monitor.☆12Nov 13, 2023Updated 2 years ago
- MSX slot interface for Raspberry Pi☆15Oct 11, 2025Updated 4 months ago
- ☆11Jun 15, 2018Updated 7 years ago
- A Arduino controled Dc load for PSU testing, battery characterization etc..☆10Aug 5, 2023Updated 2 years ago
- Escoria framework official documentation☆12Updated this week