cla7aye15I4nd / trivial-riscv-cpuLinks
A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA with at 100MHz.
☆16Updated 5 years ago
Alternatives and similar repositories for trivial-riscv-cpu
Users that are interested in trivial-riscv-cpu are comparing it to the libraries listed below
Sorting:
- Advanced Architecture Labs with CVA6☆69Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 months ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆12Updated 3 weeks ago
- fpga verilog risc-v rv32i cpu☆12Updated 2 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- BlackParrot on Zynq☆48Updated last week
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆108Updated 5 months ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- SystemC training aimed at TLM.☆32Updated 5 years ago
- ☆37Updated 6 years ago
- ☆106Updated last week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆63Updated last week
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆64Updated 2 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Updated 6 years ago
- ☆30Updated 5 years ago
- Unit tests generator for RVV 1.0☆92Updated last month
- ☆22Updated 2 years ago
- ☆56Updated 6 years ago
- zero-riscy CPU Core☆17Updated 7 years ago