cla7aye15I4nd / trivial-riscv-cpu
A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA with at 100MHz.
☆15Updated 5 years ago
Alternatives and similar repositories for trivial-riscv-cpu
Users that are interested in trivial-riscv-cpu are comparing it to the libraries listed below
Sorting:
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- Advanced Architecture Labs with CVA6☆59Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 2 months ago
- fpga verilog risc-v rv32i cpu☆11Updated 2 years ago
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆16Updated 3 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- A simple 5-stage Pipeline RISC-V core☆17Updated 3 years ago
- ☆27Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated 2 months ago
- ☆27Updated 5 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- ☆33Updated 6 years ago
- SystemC training aimed at TLM.☆29Updated 4 years ago
- BlackParrot on Zynq☆41Updated 2 months ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆19Updated 2 years ago
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆52Updated 5 years ago
- Development of a Network on Chip Simulation using SystemC.☆32Updated 7 years ago
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- This is the fork of CVA6 intended for PULP development.☆20Updated this week
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- matrix-coprocessor for RISC-V☆14Updated 3 weeks ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆54Updated 9 months ago
- ☆20Updated last month
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- ☆49Updated 6 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- ☆22Updated 2 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆41Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated last week