cla7aye15I4nd / trivial-riscv-cpu
A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA with at 100MHz.
☆13Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for trivial-riscv-cpu
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆31Updated last year
- DUTH RISC-V Superscalar Microprocessor☆28Updated 3 weeks ago
- BlackParrot on Zynq☆25Updated this week
- ☆25Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- Advanced Architecture Labs with CVA6☆49Updated 10 months ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Updated last year
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆15Updated last year
- HLS for Networks-on-Chip☆31Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 8 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆32Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆43Updated 2 years ago
- SystemC training aimed at TLM.☆26Updated 4 years ago
- ☆22Updated 5 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆35Updated 2 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆19Updated 3 months ago
- ☆12Updated this week
- ☆24Updated 9 months ago
- RISC-V Matrix Specification☆15Updated 2 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- NPUsim: Full-system, Cycle-accurate, Value-aware NPU Simulator☆24Updated last week
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆49Updated 4 years ago
- ☆13Updated 3 years ago
- fpga verilog risc-v rv32i cpu☆11Updated last year
- ☆21Updated last month
- StateMover is a checkpoint-based debugging framework for FPGAs.☆17Updated 2 years ago
- A simple 5-stage Pipeline RISC-V core☆16Updated 3 years ago