A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA with at 100MHz.
☆17Jan 4, 2020Updated 6 years ago
Alternatives and similar repositories for trivial-riscv-cpu
Users that are interested in trivial-riscv-cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Some learning materials, notes and scripts about the programming and security of microcontroller.☆15Mar 15, 2022Updated 4 years ago
- ShadowBound: Efficient Memory Protection through Advanced Metadata Management and Customized Compiler Optimization (USENIX Security 2024)…☆27Oct 4, 2026Updated last month
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago
- 2019 PPCA course project - Anime Super-Resolution☆28Dec 8, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- CAMP: Compiler and Allocator-based Heap Memory Protection (USENIX Security 2024) ✨☆47Jul 18, 2024Updated 2 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- RiscV cpu on FPGA☆13Apr 23, 2022Updated 4 years ago
- OpenRISC processor IP core based on Tomasulo algorithm☆17Feb 18, 2022Updated 4 years ago
- Formal Verification of RISC V IM Processor☆12Mar 27, 2022Updated 4 years ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- Bluespec H.264 Decoder☆13Jul 17, 2014Updated 12 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 11 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆53Jul 4, 2019Updated 7 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 9 years ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 4 years ago
- ☆13Aug 12, 2022Updated 4 years ago
- Companion Material for the book: Building Embedded Systems - Programmable Hardware☆15Jun 6, 2016Updated 10 years ago
- my rc files☆12Mar 16, 2016Updated 10 years ago
- verilog 实现的 RISC-V 流水线处理器☆10Jul 15, 2022Updated 4 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.☆19Jul 24, 2021Updated 5 years ago
- 合肥工业大学《系统硬件综合设计》五级流水线 RISC-V CPU☆37Sep 24, 2023Updated 3 years ago
- 重庆大学计算机组成原理、硬件综合设计实验材料☆47Jan 16, 2021Updated 5 years ago
- 32-bit soft RISCV processor for FPGA applications☆20Nov 25, 2023Updated 2 years ago
- Repo for PyChart 1.39, refs http://download.gna.org/pychart/☆10Sep 29, 2014Updated 12 years ago
- Advanced Programming for Computer Design Problems☆17Aug 28, 2021Updated 5 years ago
- Energy-Efficient Inference Accelerator for Memory-Augmented Neural Networks on an FPGA (DATE-19)☆15Jan 29, 2021Updated 5 years ago
- ☆14Jul 6, 2026Updated 4 months ago
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Heterogeneous Programming☆19Apr 24, 2023Updated 3 years ago
- LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.☆17Apr 2, 2024Updated 2 years ago
- 6.823 Advanced Computer Architecture Lab☆14Oct 17, 2016Updated 10 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 4 years ago
- SJTU Computer Architecture(1) Hw☆14Jan 12, 2018Updated 8 years ago
- The source documentation of FreeCAD, generated with 'make WebDoc'☆11Aug 2, 2022Updated 4 years ago
- A Homework for Computer Architecture at SJTU☆14Jan 4, 2020Updated 6 years ago