cla7aye15I4nd / trivial-riscv-cpu
A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA with at 100MHz.
☆15Updated 5 years ago
Alternatives and similar repositories for trivial-riscv-cpu:
Users that are interested in trivial-riscv-cpu are comparing it to the libraries listed below
- Advanced Architecture Labs with CVA6☆56Updated last year
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated last month
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- ☆26Updated 4 years ago
- BlackParrot on Zynq☆37Updated 3 weeks ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆38Updated 2 years ago
- SystemC training aimed at TLM.☆27Updated 4 years ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆14Updated 11 months ago
- General Purpose AXI Direct Memory Access☆48Updated 10 months ago
- ☆31Updated 5 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆52Updated 7 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆26Updated 6 months ago
- ☆42Updated 6 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆29Updated last year
- ☆22Updated last year
- Platform Level Interrupt Controller☆38Updated 10 months ago
- YSYX RISC-V Project NJU Study Group☆15Updated 2 months ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆19Updated 2 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated 10 months ago
- A simple 5-stage Pipeline RISC-V core☆17Updated 3 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- ☆26Updated 5 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- fpga verilog risc-v rv32i cpu☆11Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆53Updated 2 weeks ago
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆16Updated 3 years ago
- Original test vector of RISC-V Vector Extension☆11Updated 4 years ago
- Unit tests generator for RVV 1.0☆79Updated this week