cla7aye15I4nd / trivial-riscv-cpuLinks
A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA with at 100MHz.
☆16Updated 5 years ago
Alternatives and similar repositories for trivial-riscv-cpu
Users that are interested in trivial-riscv-cpu are comparing it to the libraries listed below
Sorting:
- Advanced Architecture Labs with CVA6☆71Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆93Updated last week
- ☆12Updated last month
- ☆31Updated 5 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆58Updated 3 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- ☆81Updated last year
- BlackParrot on Zynq☆47Updated last week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- HLS for Networks-on-Chip☆37Updated 4 years ago
- ☆57Updated 6 years ago
- SystemC training aimed at TLM.☆34Updated 5 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆66Updated 2 weeks ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Updated 6 years ago
- ☆37Updated 6 years ago
- fpga verilog risc-v rv32i cpu☆13Updated 2 years ago
- ☆32Updated 3 months ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Pure digital components of a UCIe controller☆76Updated this week
- ☆78Updated 11 years ago
- ☆23Updated 2 years ago
- ☆37Updated 7 years ago
- Vector processor for RISC-V vector ISA☆130Updated 5 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆75Updated last month