cla7aye15I4nd / trivial-riscv-cpuView external linksLinks
A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA with at 100MHz.
☆16Jan 4, 2020Updated 6 years ago
Alternatives and similar repositories for trivial-riscv-cpu
Users that are interested in trivial-riscv-cpu are comparing it to the libraries listed below
Sorting:
- Some learning materials, notes and scripts about the programming and security of microcontroller.☆15Mar 15, 2022Updated 3 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago
- 合肥工业大学《系统硬件综合设计》五级流水线 RISC-V CPU☆32Sep 24, 2023Updated 2 years ago
- ☆12Aug 12, 2022Updated 3 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- 伴伴學 RISC-V RV32I Architecture CPU☆31Sep 23, 2022Updated 3 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 2 years ago
- ☆10Feb 5, 2026Updated last week
- my rc files☆12Mar 16, 2016Updated 9 years ago
- for further development☆12Dec 18, 2025Updated last month
- The official Snap package of the FreeCAD project☆13Feb 5, 2026Updated last week
- Deep SNNs with various neural coding methods (rate, phase, burst, TTFS)☆11Feb 15, 2022Updated 4 years ago
- Plotting workbench for FreeCAD.☆13Jan 21, 2026Updated 3 weeks ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 2 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- Sniffer，大二网络编程的课程设计☆10Feb 28, 2022Updated 3 years ago
- ☆11Jul 28, 2022Updated 3 years ago
- Misc documentation and specifications☆14Feb 26, 2022Updated 3 years ago
- Repo for PyChart 1.39, refs http://download.gna.org/pychart/☆10Sep 29, 2014Updated 11 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆42Mar 27, 2018Updated 7 years ago
- Little cpu in verilog.☆11May 20, 2023Updated 2 years ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- ☆15Dec 17, 2025Updated 2 months ago
- NVIDIA SocketCAN drivers for Bosch Time Triggered M_CAN and Tegra Hypervisor sec CAN☆12Dec 26, 2021Updated 4 years ago
- This is a study group studying SSD, FTL, and FEMU in 2024.☆12Sep 5, 2024Updated last year
- OpenRISC Conference Website☆16Aug 15, 2024Updated last year
- This is the GUI of X0-Compiler.☆10Sep 21, 2019Updated 6 years ago
- ☆16Dec 28, 2021Updated 4 years ago
- Sphinx themes ("stanford" and "neo-rtd") based on readthedocs.org☆10Jan 9, 2017Updated 9 years ago
- Firmware for supported CAN adapters☆12Mar 4, 2015Updated 10 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated 11 months ago
- ROCm Documentation Python package for ReadTheDocs build standardization☆16Updated this week
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 3 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆50Jul 4, 2019Updated 6 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 6 years ago
- ☆14Nov 15, 2024Updated last year
- 重庆大学计算机学院2018级计算机体系结构cache设计☆11Jan 4, 2021Updated 5 years ago