cla7aye15I4nd / trivial-riscv-cpuLinks
A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA with at 100MHz.
☆16Updated 5 years ago
Alternatives and similar repositories for trivial-riscv-cpu
Users that are interested in trivial-riscv-cpu are comparing it to the libraries listed below
Sorting:
- Advanced Architecture Labs with CVA6☆71Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated last month
- fpga verilog risc-v rv32i cpu☆13Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated this week
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- ☆79Updated 11 years ago
- ☆32Updated 4 months ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆36Updated last year
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Updated 2 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆14Updated 2 years ago
- BlackParrot on Zynq☆47Updated 3 weeks ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆22Updated 2 years ago
- ☆23Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆60Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆32Updated last year
- HLS for Networks-on-Chip☆37Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- ☆12Updated 2 months ago
- A verilog implementation for Network-on-Chip☆78Updated 7 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Updated 5 years ago
- ☆31Updated 5 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Updated 3 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Updated 6 years ago
- A simple 5-stage Pipeline RISC-V core☆18Updated 4 years ago
- ☆32Updated 2 weeks ago
- SystemC training aimed at TLM.☆34Updated 5 years ago
- ☆65Updated 3 years ago
- ☆57Updated 6 years ago