cla7aye15I4nd / trivial-riscv-cpu

A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA with at 100MHz.
13Updated 4 years ago

Related projects

Alternatives and complementary repositories for trivial-riscv-cpu