A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA with at 100MHz.
☆16Jan 4, 2020Updated 6 years ago
Alternatives and similar repositories for trivial-riscv-cpu
Users that are interested in trivial-riscv-cpu are comparing it to the libraries listed below
Sorting:
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago
- 合肥工业大学《系统硬件综合设 计》五级流水线 RISC-V CPU☆32Sep 24, 2023Updated 2 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- ☆12Aug 12, 2022Updated 3 years ago
- 伴伴學 RISC-V RV32I Architecture CPU☆31Sep 23, 2022Updated 3 years ago
- my rc files☆12Mar 16, 2016Updated 9 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 2 years ago
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Dec 7, 2025Updated 3 months ago
- ☆10Updated this week
- Mirror only see https://gitlab.rtems.org/rtems/docs/rtems-docs/☆10Feb 27, 2026Updated last week
- Repo for PyChart 1.39, refs http://download.gna.org/pychart/☆10Sep 29, 2014Updated 11 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 2 years ago
- Sniffer，大二网络编程的课程设计☆10Feb 28, 2022Updated 4 years ago
- Deep SNNs with various neural coding methods (rate, phase, burst, TTFS)☆12Feb 15, 2022Updated 4 years ago
- ☆12May 8, 2025Updated 10 months ago
- This repo is for the Linkedin Learning course: Training Neural Networks in C++☆11Oct 24, 2023Updated 2 years ago
- ☆13Jul 28, 2022Updated 3 years ago
- for further development☆12Dec 18, 2025Updated 2 months ago
- Firmware for supported CAN adapters☆12Mar 4, 2015Updated 11 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Mar 3, 2026Updated last week
- This is the GUI of X0-Compiler.☆10Sep 21, 2019Updated 6 years ago
- ☆10Sep 26, 2024Updated last year
- Tenstorrent Topology (TT-Topology) is a command line utility used to flash multiple NB cards on a system to use specific eth routing conf…☆16Feb 26, 2026Updated last week
- Little cpu in verilog.☆11May 20, 2023Updated 2 years ago
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 3 years ago
- Arrow Matrix Decomposition - Communication-Efficient Distributed Sparse Matrix Multiplication☆15Mar 25, 2024Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated 11 months ago
- OpenRISC Conference Website☆16Aug 15, 2024Updated last year
- ☆14Jan 28, 2025Updated last year
- ☆17Dec 28, 2021Updated 4 years ago
- An example model of a Network Processing Unit using the PFPSim framework.☆13Aug 23, 2016Updated 9 years ago
- ☆14Nov 15, 2024Updated last year
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 6 years ago
- Mercedes-Benz Mobile SDK - CarKit module for iOS☆15Jul 22, 2021Updated 4 years ago
- Create and use hybrid workflows to solve problems.☆12Oct 31, 2023Updated 2 years ago
- 哈工大《计算机网络》2018年春季课程实验☆10Jun 9, 2018Updated 7 years ago
- 重庆大学计算机学院2018级计算机体系结构cache设计☆11Jan 4, 2021Updated 5 years ago
- [DEPRECATED] Moved to ROCm/rocm-libraries repo☆12Mar 2, 2026Updated last week