cla7aye15I4nd / trivial-riscv-cpu
A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA with at 100MHz.
☆14Updated 5 years ago
Alternatives and similar repositories for trivial-riscv-cpu:
Users that are interested in trivial-riscv-cpu are comparing it to the libraries listed below
- Advanced Architecture Labs with CVA6☆54Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆33Updated 2 years ago
- ☆25Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 9 months ago
- DUTH RISC-V Superscalar Microprocessor☆29Updated 2 months ago
- A simple 5-stage Pipeline RISC-V core☆17Updated 3 years ago
- RISC-V IOMMU in verilog☆16Updated 2 years ago
- Pure digital components of a UCIe controller☆50Updated this week
- ☆40Updated 5 years ago
- ☆21Updated last year
- BlackParrot on Zynq☆25Updated this week
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆47Updated 5 months ago
- Pipelined RISC-V CPU☆22Updated 3 years ago
- This is the fork of CVA6 intended for PULP development.☆17Updated this week
- ☆36Updated 6 years ago
- SystemC training aimed at TLM.☆27Updated 4 years ago
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆49Updated 4 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆62Updated 2 weeks ago
- fpga verilog risc-v rv32i cpu☆11Updated last year
- HLS for Networks-on-Chip☆32Updated 3 years ago
- ☆24Updated 5 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆47Updated 2 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆16Updated last year
- Example of Chisel3 Diplomacy☆11Updated 2 years ago
- ☆12Updated last month
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆20Updated 6 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆49Updated 3 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago