sld-columbia / esp-caches
SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol
☆17Updated 3 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for esp-caches
- ☆22Updated 5 years ago
- DUTH RISC-V Microprocessor☆19Updated 2 weeks ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆29Updated 3 years ago
- verification of simple axi-based cache☆17Updated 5 years ago
- ☆25Updated 4 years ago
- Andes Vector Extension support added to riscv-dv☆14Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆22Updated last month
- ☆21Updated 2 months ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆12Updated 9 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- DUTH RISC-V Superscalar Microprocessor☆28Updated last month
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆13Updated 3 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆43Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- ☆37Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆31Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 8 months ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆17Updated 11 years ago
- ☆24Updated 9 months ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- SoC Based on ARM Cortex-M3☆25Updated 6 months ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆18Updated 7 years ago
- Original test vector of RISC-V Vector Extension☆11Updated 3 years ago
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- Algorithmic C Machine Learning Library☆22Updated 4 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆19Updated 3 months ago