SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol
☆20Oct 19, 2026Updated 2 weeks ago
Alternatives and similar repositories for esp-caches
Users that are interested in esp-caches are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- npu☆13Sep 5, 2018Updated 8 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- ☆20Dec 21, 2020Updated 5 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- small tools developed at work☆10Aug 25, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- HiPU200 open-source version is a DNN accelerator, using RISC-V instruction set and customized vector/matrix extension.☆10Jan 7, 2022Updated 4 years ago
- ☆10Jan 9, 2023Updated 3 years ago
- vector accelerating unit☆37Dec 1, 2020Updated 5 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Jul 2, 2026Updated 4 months ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- Tensor computing core☆15Jul 8, 2026Updated 3 months ago
- ☆16May 25, 2026Updated 5 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆34Jun 12, 2023Updated 3 years ago
- ☆13Oct 11, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆19Oct 22, 2026Updated 2 weeks ago
- The open-source release of "SpikeHard: Efficiency-Driven Neuromorphic Hardware for Heterogeneous Systems-on-Chip"☆12Oct 7, 2023Updated 3 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 12 years ago
- Implementation of LeNet-5 with keras☆10Aug 7, 2018Updated 8 years ago
- EECS 470 Final Project☆11Apr 22, 2013Updated 13 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Apr 6, 2020Updated 6 years ago
- ☆11Nov 13, 2020Updated 5 years ago
- ☆29Oct 20, 2019Updated 7 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆15Oct 27, 2026Updated last week
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- RTL and UVM test code of a Multi-NoC system☆12Dec 7, 2021Updated 4 years ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated 2 years ago
- Network on Chip for MPSoC☆30Updated this week
- ☆14Nov 5, 2017Updated 9 years ago
- ☆29Sep 19, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆39Oct 22, 2026Updated 2 weeks ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆15Sep 9, 2022Updated 4 years ago
- ☆27Oct 25, 2026Updated last week
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 5 years ago
- GPU for OENG1167 in Verilog HDL for DE10 series boards☆15Nov 1, 2020Updated 6 years ago
- course design☆23Feb 28, 2018Updated 8 years ago
- ☆12Jun 11, 2018Updated 8 years ago