ecilasun / NekoIchiLinks
A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board
☆32Updated 4 years ago
Alternatives and similar repositories for NekoIchi
Users that are interested in NekoIchi are comparing it to the libraries listed below
Sorting:
- A SoC for DOOM☆20Updated 4 years ago
- ☆33Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Updated last month
- FPGA GPU design for DE1-SoC☆73Updated 4 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆56Updated 2 years ago
- SoftCPU/SoC engine-V☆55Updated 10 months ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆92Updated 5 years ago
- ☆60Updated 4 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Updated this week
- RISC-V processor☆32Updated 3 years ago
- Demo SoC for SiliconCompiler.☆62Updated last week
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Updated last year
- A Risc-V SoC for Tiny Tapeout☆45Updated last month
- Quick'n'dirty FuseSoC+cocotb example☆19Updated last year
- FPGA based microcomputer sandbox for software and RTL experimentation☆76Updated last week
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Updated 12 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 6 months ago
- ☆15Updated 8 months ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Updated 2 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Updated last year
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆39Updated 3 weeks ago
- A pipelined RISC-V processor☆63Updated 2 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year