ecilasun / NekoIchi
A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board
☆29Updated 3 years ago
Alternatives and similar repositories for NekoIchi:
Users that are interested in NekoIchi are comparing it to the libraries listed below
- ☆33Updated 2 years ago
- Dual-issue RV64IM processor for fun & learning☆59Updated last year
- A SoC for DOOM☆16Updated 3 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆44Updated last year
- SoftCPU/SoC engine-V☆54Updated last week
- A Risc-V SoC for Tiny Tapeout☆15Updated 2 weeks ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆76Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆25Updated 3 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- A pipelined RISC-V processor☆54Updated last year
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Wishbone interconnect utilities☆39Updated last month
- Reusable Verilog 2005 components for FPGA designs☆40Updated last month
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 10 months ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆27Updated 11 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Updated 2 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 3 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆59Updated 3 years ago
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- ☆59Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆89Updated 6 months ago
- FPGA250 aboard the eFabless Caravel☆29Updated 4 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆37Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆46Updated 4 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆51Updated last year
- A padring generator for ASICs☆25Updated last year
- RISC-V Core Local Interrupt Controller (CLINT)☆25Updated last year
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆56Updated last month