ecilasun / NekoIchiLinks
A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board
☆29Updated 3 years ago
Alternatives and similar repositories for NekoIchi
Users that are interested in NekoIchi are comparing it to the libraries listed below
Sorting:
- A Risc-V SoC for Tiny Tapeout☆18Updated 2 months ago
- ☆33Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- A SoC for DOOM☆17Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆15Updated last week
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- RISCV CPU implementation in SystemVerilog☆26Updated 7 months ago
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆45Updated last year
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- Dual-issue RV64IM processor for fun & learning☆60Updated last year
- Latest in the line of the E32 processors with better/generic cache placement☆10Updated 2 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆12Updated 3 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆60Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆16Updated 2 years ago
- A RISC-V processor☆15Updated 6 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆26Updated 3 months ago
- ☆59Updated 3 years ago
- A collection of SPI related cores☆17Updated 6 months ago
- ☆15Updated 2 weeks ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆81Updated 4 years ago
- Docker Development Environment for SpinalHDL☆20Updated 9 months ago
- FPGA GPU design for DE1-SoC☆72Updated 3 years ago
- RISC-V processor☆31Updated 3 years ago