Implementation of a binary search tree algorithm in a FPGA/ASIC IP
☆21Sep 5, 2021Updated 4 years ago
Alternatives and similar repositories for bster
Users that are interested in bster are comparing it to the libraries listed below
Sorting:
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- DUTH RISC-V Microprocessor☆23Dec 4, 2024Updated last year
- Basic Common Modules☆46Dec 13, 2025Updated 2 months ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 5 years ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- ☆10Dec 15, 2023Updated 2 years ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Feb 10, 2026Updated 2 weeks ago
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆17Feb 2, 2026Updated 3 weeks ago
- ☆29Oct 20, 2019Updated 6 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- ☆15Feb 5, 2026Updated 3 weeks ago
- ☆21Sep 26, 2025Updated 5 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- ESnet general-purpose FPGA design library.☆14Feb 18, 2026Updated last week
- ☆17Jun 5, 2024Updated last year
- ☆15Jun 27, 2024Updated last year
- General Purpose AXI Direct Memory Access☆62May 12, 2024Updated last year
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated last year
- APB Logic☆24Updated this week
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆19Sep 16, 2022Updated 3 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Jan 15, 2024Updated 2 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆30Dec 31, 2019Updated 6 years ago
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆24Sep 21, 2021Updated 4 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated last year
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆21Dec 10, 2018Updated 7 years ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆38Updated this week
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- ☆23Oct 8, 2019Updated 6 years ago
- Open FPGA Modules☆24Oct 8, 2024Updated last year