Implementation of a binary search tree algorithm in a FPGA/ASIC IP
☆21Sep 5, 2021Updated 4 years ago
Alternatives and similar repositories for bster
Users that are interested in bster are comparing it to the libraries listed below
Sorting:
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 5 years ago
- Basic Common Modules☆46Mar 11, 2026Updated last week
- ☆21Sep 26, 2025Updated 5 months ago
- DUTH RISC-V Microprocessor☆25Dec 4, 2024Updated last year
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Mar 9, 2026Updated last week
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- ☆29Oct 20, 2019Updated 6 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆17Feb 2, 2026Updated last month
- A VHDL implementation of an Ethernet MAC☆16Aug 13, 2012Updated 13 years ago
- ☆15Jun 27, 2024Updated last year
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆21Dec 10, 2018Updated 7 years ago
- ☆16Feb 5, 2026Updated last month
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆11Nov 23, 2020Updated 5 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 3 weeks ago
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated last year
- 10G Ethernet MAC implementation☆23Jul 13, 2020Updated 5 years ago
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆24Sep 21, 2021Updated 4 years ago
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated last year
- General Purpose AXI Direct Memory Access☆63May 12, 2024Updated last year
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- ESnet general-purpose FPGA design library.☆14Updated this week
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- Designing Video Game Hardware in Verilog☆27Jan 5, 2020Updated 6 years ago
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- ☆17Jun 5, 2024Updated last year
- Design of miller compensated 2 stage opamp using open source SKY130PDK☆14Jun 18, 2025Updated 9 months ago
- Robotic Application Processor☆25Jan 2, 2022Updated 4 years ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆33Jun 30, 2021Updated 4 years ago