xfguo / spiLinks
SPI Master Core clone from OpenCores
☆11Updated 12 years ago
Alternatives and similar repositories for spi
Users that are interested in spi are comparing it to the libraries listed below
Sorting:
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Updated 5 years ago
- Verilog SPI master and slave☆60Updated 9 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Updated 10 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆68Updated 4 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 8 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆66Updated 3 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆40Updated last month
- Simple implementation of I2C interface written on Verilog and SystemC☆44Updated 8 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- I2C controller core☆46Updated 2 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Generic AXI master stub☆19Updated 11 years ago
- Wishbone interconnect utilities☆42Updated 8 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- ☆14Updated 3 years ago
- IP operations in verilog (simulation and implementation on ice40)☆61Updated 6 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆28Updated 8 years ago
- To design test bench of the APB protocol☆18Updated 4 years ago