xfguo / spiLinks
SPI Master Core clone from OpenCores
☆11Updated 11 years ago
Alternatives and similar repositories for spi
Users that are interested in spi are comparing it to the libraries listed below
Sorting:
- ☆13Updated 3 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- Python Tool for UVM Testbench Generation☆52Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆17Updated 5 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆25Updated 8 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 6 years ago
- UART models for cocotb☆29Updated 2 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- FIR band-pass filter using Verilog HDL.☆12Updated 4 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 6 months ago
- I2C controller core☆43Updated 2 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆35Updated 4 years ago
- ☆36Updated 9 years ago