xfguo / spiLinks
SPI Master Core clone from OpenCores
☆11Updated 11 years ago
Alternatives and similar repositories for spi
Users that are interested in spi are comparing it to the libraries listed below
Sorting:
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆25Updated 8 years ago
- Wishbone interconnect utilities☆41Updated 4 months ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆17Updated 5 years ago
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆19Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆48Updated last year
- ☆13Updated 3 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- -Designed and Verified a Bus Functional Model of AHB-LITE Protocol from scratch. -Developed Assertion based verification IP to verify the…☆21Updated 9 years ago
- SystemVerilog examples and projects☆17Updated 2 weeks ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- Interface Protocol in Verilog☆50Updated 5 years ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- UART models for cocotb☆29Updated 2 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆31Updated last month
- ☆21Updated 5 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆31Updated last year
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Python Tool for UVM Testbench Generation☆53Updated last year