jiayi-wang98 / lpddr4_memory_controllerLinks
☆10Updated 3 years ago
Alternatives and similar repositories for lpddr4_memory_controller
Users that are interested in lpddr4_memory_controller are comparing it to the libraries listed below
Sorting:
- verification of simple axi-based cache☆18Updated 6 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆14Updated 4 months ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- ☆30Updated 2 weeks ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆20Updated 11 months ago
- ☆17Updated this week
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- CORE-V MCU UVM Environment and Test Bench☆21Updated last year
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- ☆29Updated 4 years ago
- ☆26Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆34Updated 7 months ago
- ☆20Updated 2 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 months ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- ☆20Updated 5 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆13Updated 2 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- APB Logic☆19Updated this week
- A Verilog implementation of a processor cache.☆28Updated 7 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- Design and UVM-TB of RISC -V Microprocessor☆23Updated last year
- ☆59Updated 2 years ago
- ☆21Updated 5 years ago