jiayi-wang98 / lpddr4_memory_controllerLinks
☆10Updated 3 years ago
Alternatives and similar repositories for lpddr4_memory_controller
Users that are interested in lpddr4_memory_controller are comparing it to the libraries listed below
Sorting:
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- ☆30Updated last month
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 7 months ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- ☆19Updated last week
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- ☆13Updated 8 months ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- CORE-V MCU UVM Environment and Test Bench☆24Updated last year
- SoC Based on ARM Cortex-M3☆33Updated 5 months ago
- ☆29Updated 5 years ago
- ☆21Updated 6 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 10 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- The memory model was leveraged from micron.☆24Updated 7 years ago
- ☆27Updated 6 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last week
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 8 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- ☆21Updated 5 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- Network on Chip for MPSoC☆28Updated 5 months ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Updated 11 years ago