jiayi-wang98 / lpddr4_memory_controllerLinks
☆10Updated 3 years ago
Alternatives and similar repositories for lpddr4_memory_controller
Users that are interested in lpddr4_memory_controller are comparing it to the libraries listed below
Sorting:
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆14Updated 5 months ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- ☆30Updated last week
- General Purpose AXI Direct Memory Access☆57Updated last year
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- SoC Based on ARM Cortex-M3☆32Updated 3 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- ☆29Updated 5 years ago
- ☆17Updated 3 weeks ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- CORE-V MCU UVM Environment and Test Bench☆22Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- Design and UVM-TB of RISC -V Microprocessor☆25Updated last year
- HLS for Networks-on-Chip☆35Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆35Updated 8 months ago
- ☆60Updated 2 years ago
- ☆27Updated 5 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last week
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆13Updated 3 years ago
- Implementation of the PCIe physical layer☆49Updated last month
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated 3 weeks ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- ☆21Updated 5 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- ☆21Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆41Updated 2 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago