amichai-bd / riscv-multi-core-lotr
RISCV core RV32I/E.4 threads in a ring architecture
☆31Updated last year
Alternatives and similar repositories for riscv-multi-core-lotr:
Users that are interested in riscv-multi-core-lotr are comparing it to the libraries listed below
- DUTH RISC-V Superscalar Microprocessor☆30Updated 3 months ago
- ☆23Updated last month
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Platform Level Interrupt Controller☆36Updated 9 months ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆30Updated last month
- The RTL source for AnyCore RISC-V☆31Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- YosysHQ SVA AXI Properties☆37Updated 2 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 4 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆22Updated last week
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆16Updated 9 months ago
- APB Logic☆14Updated 2 months ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆20Updated 4 years ago
- APB UVC ported to Verilator☆11Updated last year
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- ☆11Updated 11 months ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆26Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 9 months ago
- Contains commonly used UVM components (agents, environments and tests).☆27Updated 6 years ago
- Hamming ECC Encoder and Decoder to protect memories☆29Updated 3 weeks ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- DDR4 Simulation Project in System Verilog☆34Updated 10 years ago