amichai-bd / riscv-multi-core-lotrLinks
RISCV core RV32I/E.4 threads in a ring architecture
☆33Updated 2 years ago
Alternatives and similar repositories for riscv-multi-core-lotr
Users that are interested in riscv-multi-core-lotr are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 3 years ago
- ☆33Updated last month
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 11 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated last year
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 6 months ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Platform Level Interrupt Controller☆43Updated last year
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 7 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 10 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆18Updated 7 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated 2 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆37Updated last year
- SystemVerilog IPs and Modules for architectural redundancy designs.☆17Updated 2 months ago
- ☆20Updated 3 weeks ago
- ☆32Updated last month
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆33Updated last month
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆27Updated 2 months ago
- ☆13Updated 2 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Updated last year
- 256-bit vector processor based on the RISC-V vector (V) extension☆31Updated 4 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Updated 8 years ago
- ☆22Updated 6 years ago