RISCV core RV32I/E.4 threads in a ring architecture
☆34Jun 12, 2023Updated 3 years ago
Alternatives and similar repositories for riscv-multi-core-lotr
Users that are interested in riscv-multi-core-lotr are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆18Apr 28, 2026Updated 3 months ago
- SoC for muntjac☆14Jun 18, 2025Updated last year
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- 64-bit multicore Linux-capable RISC-V processor☆119Apr 28, 2025Updated last year
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆34Aug 28, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆19Dec 21, 2020Updated 5 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 6 years ago
- DUTH RISC-V Microprocessor☆26Apr 5, 2026Updated 3 months ago
- ☆33Nov 25, 2022Updated 3 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆19Feb 27, 2025Updated last year
- ☆14Nov 5, 2017Updated 8 years ago
- ☆10Jan 30, 2017Updated 9 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated 2 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆34Jun 30, 2021Updated 5 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 5 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆26Jul 2, 2026Updated 3 weeks ago
- ☆25Jun 23, 2024Updated 2 years ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Jul 14, 2026Updated 2 weeks ago
- ☆10Dec 15, 2023Updated 2 years ago
- Direct Access Memory for MPSoC☆13Jun 16, 2026Updated last month
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆17Apr 12, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆29Oct 20, 2019Updated 6 years ago
- RISC-V Nox core☆72Jul 22, 2025Updated last year
- MESMERIC: A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies☆10Oct 1, 2020Updated 5 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆52Jan 31, 2022Updated 4 years ago
- FOC Based High Performance BLDC Servo Driver☆18Feb 16, 2022Updated 4 years ago
- To design test bench of the APB protocol☆21Dec 30, 2020Updated 5 years ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- GameBoy Advance Zedboard Implementation☆18Dec 27, 2016Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆15Sep 9, 2022Updated 3 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 3 years ago