amichai-bd / riscv-multi-core-lotrLinks
RISCV core RV32I/E.4 threads in a ring architecture
☆32Updated 2 years ago
Alternatives and similar repositories for riscv-multi-core-lotr
Users that are interested in riscv-multi-core-lotr are comparing it to the libraries listed below
Sorting:
- ☆30Updated this week
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- RISC-V soft-core PEs for TaPaSCo☆22Updated last year
- Platform Level Interrupt Controller☆41Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated last week
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆35Updated 2 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆17Updated 6 years ago
- APB Logic☆18Updated 7 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last week
- Verilog HDL implementation of SDRAM controller and SDRAM model☆27Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 weeks ago
- RISC-V IOMMU in verilog☆17Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆27Updated 3 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆62Updated 5 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 6 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- ☆31Updated last week
- Chisel Things for OFDM☆32Updated 5 years ago
- Wishbone SATA Controller☆18Updated last month
- YosysHQ SVA AXI Properties☆41Updated 2 years ago