amichai-bd / riscv-multi-core-lotrLinks
RISCV core RV32I/E.4 threads in a ring architecture
☆33Updated 2 years ago
Alternatives and similar repositories for riscv-multi-core-lotr
Users that are interested in riscv-multi-core-lotr are comparing it to the libraries listed below
Sorting:
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- ☆30Updated last month
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 10 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 9 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated 2 years ago
- ☆32Updated last week
- ☆60Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆37Updated last week
- ☆19Updated last week
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- ☆32Updated 2 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆30Updated 4 months ago
- RISC-V Nox core☆68Updated 3 months ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆14Updated 8 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- Advanced Debug Interface☆14Updated 9 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last week
- YosysHQ SVA AXI Properties☆43Updated 2 years ago