amichai-bd / riscv-multi-core-lotr
RISCV core RV32I/E.4 threads in a ring architecture
☆32Updated last year
Alternatives and similar repositories for riscv-multi-core-lotr:
Users that are interested in riscv-multi-core-lotr are comparing it to the libraries listed below
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆45Updated 6 months ago
- Platform Level Interrupt Controller☆40Updated 11 months ago
- ☆27Updated 3 weeks ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆25Updated 10 months ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆20Updated 4 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 11 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 2 months ago
- SCARV: a side-channel hardened RISC-V platform☆26Updated 2 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆41Updated 2 years ago
- ☆33Updated 2 years ago
- ☆13Updated last month
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆34Updated last year
- ☆31Updated this week
- SystemVerilog Functional Coverage for RISC-V ISA☆27Updated 7 months ago
- ☆59Updated 3 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 8 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆54Updated 3 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- YosysHQ SVA AXI Properties☆37Updated 2 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 4 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 5 months ago