amichai-bd / riscv-multi-core-lotrLinks
RISCV core RV32I/E.4 threads in a ring architecture
☆32Updated 2 years ago
Alternatives and similar repositories for riscv-multi-core-lotr
Users that are interested in riscv-multi-core-lotr are comparing it to the libraries listed below
Sorting:
- ☆30Updated 2 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- Platform Level Interrupt Controller☆41Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 6 months ago
- ☆31Updated last week
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 3 weeks ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆27Updated last year
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆25Updated this week
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- RISC-V IOMMU in verilog☆17Updated 3 years ago
- ☆59Updated 3 years ago
- RISC-V soft-core PEs for TaPaSCo☆21Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 4 months ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆20Updated 4 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 10 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated this week
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆17Updated 6 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆35Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆61Updated 5 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago