amichai-bd / riscv-multi-core-lotrView external linksLinks
RISCV core RV32I/E.4 threads in a ring architecture
☆33Jun 12, 2023Updated 2 years ago
Alternatives and similar repositories for riscv-multi-core-lotr
Users that are interested in riscv-multi-core-lotr are comparing it to the libraries listed below
Sorting:
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆17Feb 2, 2026Updated 2 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year
- SoC for muntjac☆12Jun 18, 2025Updated 7 months ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- ☆14Nov 5, 2017Updated 8 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated 11 months ago
- ☆33Nov 25, 2022Updated 3 years ago
- ☆20Jun 23, 2024Updated last year
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37May 4, 2024Updated last year
- DUTH RISC-V Microprocessor☆23Dec 4, 2024Updated last year
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆12Sep 3, 2019Updated 6 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- 64-bit multicore Linux-capable RISC-V processor☆105Apr 28, 2025Updated 9 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 9 months ago
- ☆13May 5, 2023Updated 2 years ago
- ☆11Jul 28, 2022Updated 3 years ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Updated this week
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆33Jun 30, 2021Updated 4 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 4 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆21Mar 25, 2025Updated 10 months ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆24Updated this week
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆13Jan 4, 2021Updated 5 years ago
- ☆16May 13, 2025Updated 9 months ago
- Direct Access Memory for MPSoC☆13Jan 27, 2026Updated 3 weeks ago
- ☆17Dec 21, 2020Updated 5 years ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 4 years ago
- ☆10Jan 30, 2017Updated 9 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated 11 months ago
- ☆29Oct 20, 2019Updated 6 years ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 3 years ago
- ☆35Mar 8, 2023Updated 2 years ago
- Various file for the Sipeed MaixPy K210☆12Jul 6, 2019Updated 6 years ago