amichai-bd / riscv-multi-core-lotrLinks
RISCV core RV32I/E.4 threads in a ring architecture
☆32Updated last year
Alternatives and similar repositories for riscv-multi-core-lotr
Users that are interested in riscv-multi-core-lotr are comparing it to the libraries listed below
Sorting:
- ☆29Updated last month
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- Platform Level Interrupt Controller☆40Updated last year
- APB Logic☆18Updated 5 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 8 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- ☆59Updated 3 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 5 months ago
- RISC-V soft-core PEs for TaPaSCo☆19Updated 11 months ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- ☆33Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆35Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆27Updated 11 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆20Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- ☆13Updated 2 years ago
- ☆31Updated this week
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 2 weeks ago
- ☆17Updated 2 years ago