efabless / foss-asic-toolsLinks
FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already installed and ready to use.
☆90Updated 10 months ago
Alternatives and similar repositories for foss-asic-tools
Users that are interested in foss-asic-tools are comparing it to the libraries listed below
Sorting:
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆65Updated 3 months ago
- ☆79Updated 2 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆186Updated 2 months ago
- ☆83Updated 6 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆63Updated 2 weeks ago
- ☆112Updated 2 years ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆66Updated 3 weeks ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆161Updated last month
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆72Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆64Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆128Updated 2 weeks ago
- ☆65Updated this week
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- ☆41Updated 3 years ago
- ☆150Updated 3 years ago
- A tiny Python package to parse spice raw data files.☆54Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆151Updated last week
- Circuit Automatic Characterization Engine☆50Updated 5 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆283Updated 2 weeks ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆93Updated 2 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆43Updated 3 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆94Updated last year
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆120Updated this week
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆161Updated 2 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- A complete open-source design-for-testing (DFT) Solution☆161Updated last month