efabless / foss-asic-toolsLinks
FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already installed and ready to use.
☆104Updated last year
Alternatives and similar repositories for foss-asic-tools
Users that are interested in foss-asic-tools are comparing it to the libraries listed below
Sorting:
- ☆83Updated 10 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆75Updated 7 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆193Updated this week
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆74Updated 3 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆66Updated 2 months ago
- ☆84Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆164Updated 2 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆168Updated 3 months ago
- ☆119Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- ☆183Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆80Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆43Updated 3 years ago
- ☆43Updated 3 years ago
- Introductory course into static timing analysis (STA).☆99Updated 4 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆112Updated 4 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆296Updated 3 weeks ago
- ☆107Updated last week
- ☆43Updated 8 months ago
- Verilog-A simulation models☆86Updated 2 weeks ago
- Home of the open-source EDA course.☆47Updated 5 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆151Updated this week
- ☆56Updated 2 years ago
- A tiny Python package to parse spice raw data files.☆54Updated 2 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆80Updated 3 years ago