efabless / foss-asic-tools
FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already installed and ready to use.
☆79Updated 4 months ago
Alternatives and similar repositories for foss-asic-tools:
Users that are interested in foss-asic-tools are comparing it to the libraries listed below
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆56Updated 2 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆59Updated this week
- ☆78Updated 2 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆144Updated last month
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 4 years ago
- ☆71Updated this week
- A python3 gm/ID starter kit☆44Updated 4 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆57Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆51Updated 2 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆61Updated 9 months ago
- Learning to do things with the Skywater 130nm process☆74Updated 4 years ago
- Circuit Automatic Characterization Engine☆47Updated this week
- Home of the open-source EDA course.☆26Updated 2 months ago
- A tiny Python package to parse spice raw data files.☆45Updated 2 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆164Updated 3 weeks ago
- ☆108Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆33Updated 10 months ago
- Verilog-A simulation models☆62Updated last week
- ☆40Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆64Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆52Updated 9 months ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆35Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 3 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆114Updated 10 months ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆63Updated last week
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆19Updated 2 years ago
- Introductory course into static timing analysis (STA).☆78Updated 2 months ago
- Advanced integrated circuits 2023☆29Updated 10 months ago