☆10Mar 18, 2020Updated 5 years ago
Alternatives and similar repositories for nitefury-popr
Users that are interested in nitefury-popr are comparing it to the libraries listed below
Sorting:
- ☆15Jan 9, 2022Updated 4 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆30Nov 3, 2025Updated 4 months ago
- Discrete Cosine Transform (DCT) is one of the important image compression algorithms used in image processing applications. Several algor…☆26May 5, 2015Updated 10 years ago
- ☆13Jan 28, 2026Updated last month
- Generic slave implementation of the 1-wire protocol in C☆13Mar 3, 2019Updated 7 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- Convert ASCII time series to miniSEED☆11Apr 4, 2017Updated 8 years ago
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆18Jul 9, 2024Updated last year
- ☆10Jun 30, 2021Updated 4 years ago
- Multi-path UDP protocol - an example implementation☆10Jul 6, 2015Updated 10 years ago
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 2 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- SPI Master Core clone from OpenCores☆12Oct 4, 2013Updated 12 years ago
- Exchange messages between PRU (Programmable Real-Time Unit) and Linux System using RemoteProc and RPMsg☆11Dec 4, 2017Updated 8 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- OpenTitan: Open source silicon root of trust☆10Feb 5, 2020Updated 6 years ago
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- ☆10Dec 28, 2020Updated 5 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- Cross-platform Sudden Ionospheric Disturbances (SID) monitor☆16Jun 30, 2025Updated 8 months ago
- Asynchronous FIFO for FPGAs☆12Mar 20, 2018Updated 7 years ago
- ☆55Jun 19, 2021Updated 4 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- 3-axis Accelerometer☆14Aug 20, 2018Updated 7 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Feb 28, 2026Updated last week
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆14Mar 29, 2020Updated 5 years ago
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆17Feb 2, 2026Updated last month
- Python library for I2C-MP-USB, an USB to I²C interface☆12May 5, 2022Updated 3 years ago
- Tenstorrent Topology (TT-Topology) is a command line utility used to flash multiple NB cards on a system to use specific eth routing conf…☆16Feb 26, 2026Updated last week
- The FDSN StationXML schema and related documents☆12Apr 14, 2025Updated 10 months ago
- Make emacs and i3wm work together☆13Jul 12, 2023Updated 2 years ago
- A fast alternative to the standard C/C++ pow() function. With adjustable accuracy-space tradeoff.☆14Jul 12, 2013Updated 12 years ago
- A simple, minimal "Hello World" template for Preact CLI for being used on a ESP8266/ESP32☆12Dec 10, 2021Updated 4 years ago
- SystemVerilog syntax highlight/indent support in vim☆52Jul 10, 2024Updated last year
- Repository for Xilinx PCIe DMA drivers☆47Jan 19, 2018Updated 8 years ago
- Base PCB designs to get your electronics project started quicker☆12Aug 17, 2015Updated 10 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- This project is a High and Low pass filter designer written in Octave to design and calculate the filter coefficients for a windows sinc …☆15May 3, 2015Updated 10 years ago