Integrated Circuit Design - IC Design Flow and Project-Based Learning
☆57Mar 1, 2026Updated 4 months ago
Alternatives and similar repositories for IC-Design
Users that are interested in IC-Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.☆17Updated this week
- Resources for my first book☆23Jun 21, 2023Updated 3 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆37Mar 23, 2024Updated 2 years ago
- "The Drop" ASIC 640x480 60Hz audio visual demo☆14Feb 11, 2026Updated 5 months ago
- ☆25Nov 8, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆20Jan 27, 2023Updated 3 years ago
- 🚀 Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-lat…☆15Aug 25, 2025Updated 10 months ago
- Open-source 8×8 INT8 systolic array inference accelerator — from RTL to bitstream☆18Feb 17, 2026Updated 5 months ago
- Unofficial mirror of TestU01, a test suite for random number generator (C library) for the empirical statistical testing of uniform rando…☆20Feb 16, 2019Updated 7 years ago
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆15Nov 13, 2024Updated last year
- ☆26May 31, 2021Updated 5 years ago
- Open-source Finite Element Method (FEM) simulation workbench for Python☆15Mar 18, 2026Updated 4 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 7 months ago
- ASIC implementation flow infrastructure, successor to OpenLane☆480Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- This repository contains my work from the VLSI System Design (VSD) Workshop on 7nm FinFET Circuit Design and Characterization using the A…☆16Sep 9, 2025Updated 10 months ago
- C.U.P.S (Consortium for Upper-Level Physics Software) archive☆17Aug 30, 2021Updated 4 years ago
- Vitis-AI 1.3 TensorFlow2 flow with a custom CNN model, targeted ZCU102 evaluation board.☆15Apr 6, 2021Updated 5 years ago
- For mosbius.org website☆33Jul 31, 2025Updated 11 months ago
- ☆10Jun 26, 2025Updated last year
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- 🏆 Amazon Best Seller | Full-stack AI NPU Design (Python, Verilog, ISA, FPGA) Vol.2 Coming Soon!☆22Mar 3, 2026Updated 4 months ago
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆22Apr 12, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Reconfigurable RISC-V Core for Approximate Computing☆131May 30, 2025Updated last year
- Examples from Intel Fortran coarray tutorial☆14May 24, 2021Updated 5 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- This is a complementary extension to the https://hub.docker.com/r/hpretl/iic-osic-tools Docker image, adding support for RF simulations a…☆17Apr 6, 2026Updated 3 months ago
- ARCH hardware description language and compiler☆50Updated this week
- Simple command line to get directory information☆14May 27, 2025Updated last year
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆22Nov 26, 2018Updated 7 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 12 years ago
- UART in Verilog and VHDL☆17Aug 21, 2022Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Signal processing features based on xtensor☆12Nov 25, 2023Updated 2 years ago
- Meshless Multi-Physics Software☆14Jul 3, 2021Updated 5 years ago
- Port of ciccreator to Python☆20May 5, 2026Updated 2 months ago
- An example repo for generating python bindings with cppyy.☆14Nov 19, 2019Updated 6 years ago
- gnucap mirror (read only)☆34Jun 30, 2026Updated 3 weeks ago
- Accelerator Zoo☆21Oct 14, 2025Updated 9 months ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆17Sep 12, 2023Updated 2 years ago