Integrated Circuit Design - IC Design Flow and Project-Based Learning
☆50Mar 1, 2026Updated 2 weeks ago
Alternatives and similar repositories for IC-Design
Users that are interested in IC-Design are comparing it to the libraries listed below
Sorting:
- Universal GPU runtime for C++ parallel algorithms☆23Dec 28, 2025Updated 2 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 3 weeks ago
- Go Board FPGA Project for Ambient Light Sensor in VHDL and Verilog☆10Apr 20, 2019Updated 6 years ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆39Updated this week
- ☆40Feb 21, 2025Updated last year
- Examples from Intel Fortran coarray tutorial☆14May 24, 2021Updated 4 years ago
- Vitis-AI 1.3 TensorFlow2 flow with a custom CNN model, targeted ZCU102 evaluation board.☆15Apr 6, 2021Updated 4 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- A portable parser combinator library that does not require a runtime☆13Sep 16, 2019Updated 6 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- C.U.P.S (Consortium for Upper-Level Physics Software) archive☆17Aug 30, 2021Updated 4 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆21Nov 26, 2018Updated 7 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 11 years ago
- The Berkeley JSIM superconducting spice simulator☆14Sep 20, 2017Updated 8 years ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 3 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Meshless Multi-Physics Software☆14Jul 3, 2021Updated 4 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- Vitis HLS 2022.2 projects source code: C design, C simulation, RTL simulation.【vitis_hls工程】☆23Jun 9, 2025Updated 9 months ago
- From Pytorch model to C++ for Vitis HLS☆20Updated this week
- Atrial Modelling Toolkit☆18Nov 14, 2025Updated 4 months ago
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆18Apr 20, 2019Updated 6 years ago
- Rust implementation of a basic SPICE simulator☆11May 30, 2023Updated 2 years ago
- [TPAMI] "Symbolic Visual Reinforcement Learning: A Scalable Framework with Object-Level Abstraction and Differentiable Expression Search"…☆17Jan 4, 2023Updated 3 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆15Sep 12, 2023Updated 2 years ago
- ☆11Jun 29, 2021Updated 4 years ago
- ☆18Sep 14, 2021Updated 4 years ago
- ☆14Oct 30, 2024Updated last year
- ☆10Oct 22, 2024Updated last year
- This project discusses the design procedure of a Low Dropout Voltage Regulator (LDO) circuit.☆21Feb 28, 2024Updated 2 years ago
- C library containing high resolution timer implementation for several platforms.☆10Oct 20, 2020Updated 5 years ago
- Basic Common Modules☆46Mar 11, 2026Updated last week
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- ☆23Nov 8, 2023Updated 2 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- This repository houses the complete PDF file of the textbook "Learn Quantum Computing using Qiskit" by the Qiskit Community team and IBM …☆29Apr 14, 2020Updated 5 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 10 months ago
- ☆11Jan 23, 2017Updated 9 years ago
- Emulating Quantum Circuits on FPGAs☆28Nov 22, 2023Updated 2 years ago