FPGA-MAFIA / fpga_mafiaLinks
Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.
☆16Updated last week
Alternatives and similar repositories for fpga_mafia
Users that are interested in fpga_mafia are comparing it to the libraries listed below
Sorting:
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆36Updated 3 weeks ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- ☆19Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- ☆14Updated 6 months ago
- ☆61Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆19Updated 4 years ago
- Source-Opened RISCV for Crypto☆18Updated 3 years ago
- ☆29Updated last month
- APB Logic☆19Updated 3 weeks ago
- Engineering Program on RTL Design for FPGA Accelerator☆31Updated 5 years ago
- A configurable general purpose graphics processing unit for☆11Updated 6 years ago
- ASIC Design of the openSPARC Floating Point Unit☆14Updated 8 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆23Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Open source ISS and logic RISC-V 32 bit project☆58Updated 3 months ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆29Updated last year
- Approximate arithmetic circuits for FPGAs☆12Updated 5 years ago
- Wraps the NVDLA project for Chipyard integration☆21Updated 3 weeks ago
- ☆33Updated 2 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- ☆10Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year