FPGA-MAFIA / fpga_mafia
Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.
☆16Updated last week
Alternatives and similar repositories for fpga_mafia:
Users that are interested in fpga_mafia are comparing it to the libraries listed below
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 4 months ago
- Ethernet MAC 10/100 Mbps☆26Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆28Updated 12 years ago
- USB 1.1 Host and Function IP core☆21Updated 10 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- M-extension for RISC-V cores.☆30Updated 5 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- ☆13Updated last month
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆19Updated 3 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆23Updated 10 months ago
- APB Logic☆17Updated 4 months ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- ☆33Updated 2 years ago
- ☆59Updated 3 years ago
- A pipelined RISC-V processor☆55Updated last year
- Open FPGA Modules☆23Updated 6 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆16Updated 3 weeks ago
- A padring generator for ASICs☆25Updated last year
- ☆12Updated 2 months ago
- Source-Opened RISCV for Crypto☆15Updated 3 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆29Updated 3 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆54Updated 3 months ago
- HF-RISC SoC☆32Updated last week