FPGA-MAFIA / fpga_mafia
Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.
☆13Updated this week
Related projects ⓘ
Alternatives and complementary repositories for fpga_mafia
- IEEE 754 single precision floating point library in systemverilog and vhdl☆26Updated last month
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆30Updated last year
- ☆11Updated 8 months ago
- APB Logic☆12Updated 9 months ago
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆20Updated 3 weeks ago
- Cortex-M0 DesignStart Wrapper☆17Updated 5 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆28Updated 3 years ago
- USB 1.1 Host and Function IP core☆19Updated 10 years ago
- Master-thesis-final☆18Updated last year
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆15Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- PCI bridge☆16Updated 10 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆23Updated 4 years ago
- A padring generator for ASICs☆22Updated last year
- Wishbone interconnect utilities☆37Updated 5 months ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 5 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆15Updated 4 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- double_fpu_verilog☆15Updated 10 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆12Updated 3 years ago
- RISC-V soft-core PEs for TaPaSCo☆15Updated 5 months ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆19Updated 3 weeks ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Updated last year
- A collection of core generators to use with FuseSoC☆13Updated 2 months ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago