Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.
☆17Feb 2, 2026Updated last month
Alternatives and similar repositories for fpga_mafia
Users that are interested in fpga_mafia are comparing it to the libraries listed below
Sorting:
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆14Mar 29, 2020Updated 5 years ago
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated last year
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- DUTH RISC-V Microprocessor☆24Dec 4, 2024Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- Verilog source code for book: Computer Architecture Tutorial☆26Oct 12, 2021Updated 4 years ago
- This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions.☆26Feb 13, 2026Updated 3 weeks ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆34Jun 30, 2021Updated 4 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- Designing Video Game Hardware in Verilog☆27Jan 5, 2020Updated 6 years ago
- ☆32Jan 21, 2026Updated last month
- 💠 HL7: FHIR Application Server ISO/HL7 27931:2009☆11Feb 17, 2026Updated 2 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- ☆33Nov 25, 2022Updated 3 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Pythonic AMQP library for asyncio☆11Sep 12, 2018Updated 7 years ago
- ☆10Mar 18, 2020Updated 5 years ago
- Basic Common Modules☆46Dec 13, 2025Updated 2 months ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- 🗂️ A port of ericflo/django-pagination to Python >= 3.10 + Django 4.2 to 5.2☆13Jan 20, 2026Updated last month
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 2 years ago
- Integrated Circuit Design - IC Design Flow and Project-Based Learning☆34Feb 27, 2026Updated last week
- Parallel Quantum Annealing☆10Jan 7, 2023Updated 3 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- ☆13Mar 17, 2023Updated 2 years ago
- small tornado project of an imageboard with very bad and outdated code. use branch develop☆10Dec 8, 2022Updated 3 years ago
- This repository contains all the needed source files for several examples from Pong Chu's book: "Pong P. Chu, FPGA Prototyping by VHDL Ex…☆10Apr 2, 2022Updated 3 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆12Sep 3, 2019Updated 6 years ago
- ☆47Jul 2, 2023Updated 2 years ago
- Yilong's NetFPGA-10G Repo☆12May 7, 2015Updated 10 years ago
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- Commodore VIC20 core for the Tang Nano 9K FPGA with LCD Output☆12Feb 16, 2025Updated last year
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- FPGA Guide☆14Jan 2, 2022Updated 4 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- Tutorials for getting started with an f8 softcore on an FPGA board☆13Aug 17, 2025Updated 6 months ago