GeekAlexis / superscalar-mipsLinks
A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines
☆11Updated 5 years ago
Alternatives and similar repositories for superscalar-mips
Users that are interested in superscalar-mips are comparing it to the libraries listed below
Sorting:
- Advanced Architecture Labs with CVA6☆67Updated last year
- ☆22Updated 4 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆15Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 6 years ago
- ☆13Updated 3 months ago
- Gem5 with PCI Express integrated.☆20Updated 6 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 3 years ago
- gem5 FS模式实验手册☆43Updated 2 years ago
- MAPLE's hardware-software co-design allows programs to perform long-latency memory accesses asynchronously from the core, avoiding pipeli…☆21Updated last year
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆25Updated 2 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Championship Branch Prediction 2025☆55Updated 3 months ago
- RISC-V Matrix Specification☆22Updated 9 months ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆17Updated 4 months ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆14Updated this week
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆74Updated 11 months ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week
- ☆22Updated 2 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆13Updated last year
- ☆20Updated 3 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆36Updated 2 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆40Updated 8 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆39Updated 3 weeks ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆16Updated 11 months ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- ☆34Updated 5 months ago