GeekAlexis / superscalar-mips
A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines
☆11Updated 5 years ago
Alternatives and similar repositories for superscalar-mips:
Users that are interested in superscalar-mips are comparing it to the libraries listed below
- Alpha64 R10000 Two-Way Superscalar Processor☆11Updated 5 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆29Updated 8 months ago
- DUTH RISC-V Superscalar Microprocessor☆29Updated 2 months ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 3 months ago
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆16Updated 3 years ago
- RISC-V soft-core PEs for TaPaSCo☆17Updated 7 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆14Updated 10 months ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- Reconfigurable Binary Engine☆15Updated 3 years ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆49Updated 3 years ago
- YSYX RISC-V Project NJU Study Group☆13Updated 2 weeks ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆47Updated 5 months ago
- BlackParrot on Zynq☆25Updated this week
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆19Updated 2 months ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆31Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆25Updated this week
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- RISC-V IOMMU in verilog☆16Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆62Updated 2 weeks ago
- A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA wi…☆14Updated 5 years ago
- Ratatoskr NoC Simulator☆22Updated 3 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆14Updated 3 years ago
- The OpenPiton Platform☆28Updated last year