GeekAlexis / superscalar-mipsView external linksLinks
A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines
☆11Nov 28, 2019Updated 6 years ago
Alternatives and similar repositories for superscalar-mips
Users that are interested in superscalar-mips are comparing it to the libraries listed below
Sorting:
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA wi…☆16Jan 4, 2020Updated 6 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆50Dec 11, 2023Updated 2 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Aug 26, 2024Updated last year
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆17Oct 21, 2025Updated 3 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- ☆17Dec 16, 2025Updated last month
- Disentangled Representation Learning for Recommendation, TPAMI 2022☆10Oct 11, 2024Updated last year
- LaTeX Template for Fudan University School of Computer Science 2024☆11May 21, 2024Updated last year
- A Rust-based Unikernel Enhancing Reliability and Efficiency of Embedded Systems.☆11Jun 28, 2024Updated last year
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- Dual-core 16-bit RISC processor☆11Jul 21, 2024Updated last year
- Two-stage text summarization with BERT and BART☆11Jan 5, 2022Updated 4 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 3 months ago
- Repo for PyChart 1.39, refs http://download.gna.org/pychart/☆10Sep 29, 2014Updated 11 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- ☆13Jan 7, 2025Updated last year
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- Design and UVM Verification of an ALU☆10Jun 14, 2024Updated last year
- Perceptron-based branch predictor written in C++☆12Dec 14, 2016Updated 9 years ago
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆11May 17, 2024Updated last year
- ☆11May 30, 2024Updated last year
- Sniffer，大二网络编程的课程设计☆10Feb 28, 2022Updated 3 years ago
- SJTU CS2951 Computer Architecture Course Project, A Verilog HDL implemented RISC-V CPU.☆10Jan 15, 2022Updated 4 years ago
- Demonstrating systemverilog, verilator and google test for verification☆10Mar 3, 2021Updated 4 years ago
- Computer Graphics Course (COMP130018.01, 2023 Spring) Project of Fudan University.☆14Aug 4, 2023Updated 2 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated 11 months ago
- blogs about Coimpiler & Virtual Machine☆12Jun 15, 2025Updated 7 months ago
- ☆15Dec 17, 2025Updated last month
- ☆10Sep 26, 2024Updated last year
- This is a study group studying SSD, FTL, and FEMU in 2024.☆12Sep 5, 2024Updated last year
- A Python package for creating and solving constrained randomization problems.☆17Oct 14, 2024Updated last year
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆26Aug 15, 2025Updated 5 months ago
- Cluster simulator with far memory☆12Apr 28, 2020Updated 5 years ago
- Arrow Matrix Decomposition - Communication-Efficient Distributed Sparse Matrix Multiplication☆15Mar 25, 2024Updated last year
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 6 years ago
- ☆16Dec 28, 2021Updated 4 years ago