GeekAlexis / superscalar-mipsLinks
A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines
☆11Updated 6 years ago
Alternatives and similar repositories for superscalar-mips
Users that are interested in superscalar-mips are comparing it to the libraries listed below
Sorting:
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆71Updated 2 years ago
- ☆22Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆61Updated 4 years ago
- ☆14Updated 7 months ago
- Gem5 with PCI Express integrated.☆23Updated 7 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated 6 months ago
- ☆36Updated last month
- ☆17Updated 2 months ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 6 years ago
- A Heterogeneous GPU Platform for Chipyard SoC☆40Updated last week
- ☆11Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆45Updated 11 months ago
- A simulator integrates ChampSim and Ramulator.☆19Updated 4 months ago
- Championship Branch Prediction 2025☆62Updated 7 months ago
- ☆32Updated last year
- Perceptron-based branch predictor written in C++☆12Updated 9 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- ☆52Updated 11 months ago
- MAPLE's hardware-software co-design allows programs to perform long-latency memory accesses asynchronously from the core, avoiding pipeli…☆21Updated last year
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- Advanced Architecture Labs with CVA6☆71Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- A Toy-Purpose TPU Simulator☆19Updated last year
- The official NaplesPU hardware code repository☆20Updated 6 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 3 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆30Updated this week
- Lab assignments for the Agile Hardware Design course☆17Updated last month
- A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA wi…☆16Updated 5 years ago
- gem5 Tips & Tricks☆70Updated 5 years ago