A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines
☆11Nov 28, 2019Updated 6 years ago
Alternatives and similar repositories for superscalar-mips
Users that are interested in superscalar-mips are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA wi…☆16Jan 4, 2020Updated 6 years ago
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- CHIP-8 Interpreter for ZealOS.☆16Aug 15, 2022Updated 3 years ago
- Two-stage text summarization with BERT and BART☆11Jan 5, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Game Boy emulator by Alec Murphy for TempleOS, ported to ZealOS. https://git.checksum.fail/alec/cherub☆16Jan 15, 2022Updated 4 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆53Dec 11, 2023Updated 2 years ago
- Disentangled Representation Learning for Recommendation, TPAMI 2022☆11Oct 11, 2024Updated last year
- 6502 FPGA implementation☆19Oct 24, 2022Updated 3 years ago
- 推荐系统算法-矩阵分解（MF）——FunkSVD☆15Feb 11, 2021Updated 5 years ago
- ☆17Jul 14, 2026Updated last week
- Simple tool to generate HTML table of Linux system calls on different architectures☆25Oct 12, 2016Updated 9 years ago
- Repo for PyChart 1.39, refs http://download.gna.org/pychart/☆10Sep 29, 2014Updated 11 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- 16-Point FFT is developed in order to accurately model that of the MATLAB function. . The module successfully tested using verilog testbe…☆19May 27, 2016Updated 10 years ago
- Radix-4 1024 point fft in verilog☆12Apr 29, 2020Updated 6 years ago
- Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…☆49Aug 21, 2018Updated 7 years ago
- java编写的皇室战争demo☆15Sep 18, 2016Updated 9 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated 2 years ago
- Implementation of the RISC-V 32 bit Integer and Compressed Instructions in Verilog.☆16May 29, 2020Updated 6 years ago
- Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predict…☆15Oct 9, 2017Updated 8 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An example model of a Network Processing Unit using the PFPSim framework.☆14Aug 23, 2016Updated 9 years ago
- Personalized Medicine: Redefining Cancer Treatment with deep learning☆24Nov 22, 2017Updated 8 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Mar 27, 2018Updated 8 years ago
- Sniffer，大二网络编程的课程设计☆10Feb 28, 2022Updated 4 years ago
- Software-based rasterization library☆11Jan 30, 2023Updated 3 years ago
- ☆14Mar 7, 2022Updated 4 years ago
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 7 years ago
- A game of life🔬 simulator on an infinite♾️ plane☆16Oct 15, 2021Updated 4 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17May 20, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Arrow Matrix Decomposition - Communication-Efficient Distributed Sparse Matrix Multiplication☆15Mar 25, 2024Updated 2 years ago
- 基于龙芯 OpenMIPS 实现一个具有 89 条指令的五级流水 CPU，使用 Verilog 语言，使用哈佛结构，包括逻辑移位指令、乘除法指令、加载存储指令、转移指令、协处理器访问指令以及异常相关在内的共89条指令。能够处理数据相关，包含流水线暂停以及延迟槽☆20Mar 8, 2020Updated 6 years ago
- ☆35Sep 23, 2022Updated 3 years ago
- Cycle accurate FPGA implementation of various 6502 CPU variants☆28May 7, 2022Updated 4 years ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 7 years ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago