wjoeyzhewei / Alpha64_R10000_Superscalar_ProcessorView external linksLinks
Alpha64 R10000 Two-Way Superscalar Processor
☆11May 6, 2019Updated 6 years ago
Alternatives and similar repositories for Alpha64_R10000_Superscalar_Processor
Users that are interested in Alpha64_R10000_Superscalar_Processor are comparing it to the libraries listed below
Sorting:
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Feb 9, 2026Updated last week
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 10 months ago
- Some materials and sample source for RV32 OS projects.☆21May 31, 2022Updated 3 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 9 months ago
- ☆12May 29, 2020Updated 5 years ago
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated last year
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Mar 8, 2024Updated last year
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆24Updated this week
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 5 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- Reconfigurable Binary Engine☆17Mar 23, 2021Updated 4 years ago
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 3 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 8 months ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- ☆18Jul 5, 2023Updated 2 years ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆27Nov 1, 2025Updated 3 months ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43May 5, 2023Updated 2 years ago
- A fork of Xiangshan for AI☆36Feb 6, 2026Updated last week
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- Simple UVM environment for experimenting with Verilator.☆28Nov 3, 2025Updated 3 months ago
- Gatery, a library for circuit design.☆22Dec 9, 2024Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 2 months ago
- ☆22Nov 3, 2025Updated 3 months ago
- ordspecsim: The Swarm architecture simulator☆24Feb 15, 2023Updated 3 years ago
- ☆12May 21, 2024Updated last year
- Open-source Neural Processing Unit (NPU) from China ❤☆36Jan 29, 2025Updated last year
- RISC-V SIMD Superscalar Dual-Issue Processor☆27Apr 24, 2025Updated 9 months ago
- ☆22Sep 24, 2023Updated 2 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆36Oct 21, 2021Updated 4 years ago
- ☆26Mar 19, 2021Updated 4 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Aug 21, 2018Updated 7 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Feb 3, 2026Updated 2 weeks ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology☆32Feb 22, 2021Updated 4 years ago
- Advanced Architecture Labs with CVA6☆77Jan 16, 2024Updated 2 years ago