Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.
☆39Oct 25, 2023Updated 2 years ago
Alternatives and similar repositories for aquila
Users that are interested in aquila are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- a hardware task scheduler design☆10Sep 14, 2022Updated 4 years ago
- MAC system with IEEE754 compatibility☆14Nov 22, 2023Updated 2 years ago
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated last year
- Hardware Description Language on FPGA☆12Sep 18, 2023Updated 3 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆17Mar 14, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- a verilog snake game program☆11Oct 13, 2022Updated 4 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- Virtual Linux soundcard driver☆31May 6, 2024Updated 2 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 6 years ago
- ☆33Nov 11, 2024Updated last year
- ☆60Jul 11, 2024Updated 2 years ago
- Share JTAG chain within RISCV core and Xilinx FPGA.☆10Sep 17, 2019Updated 7 years ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆19Feb 1, 2017Updated 9 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation VexRiscv on ultra96☆14Apr 18, 2022Updated 4 years ago
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆26Jan 9, 2022Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆42Sep 30, 2026Updated 2 weeks ago
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆11Jan 18, 2022Updated 4 years ago
- ☆30Apr 1, 2017Updated 9 years ago
- SystemVerilog FSM generator☆39May 10, 2026Updated 5 months ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆18Oct 3, 2023Updated 3 years ago
- ☆13Jan 8, 2019Updated 7 years ago
- The Atlas multi-GPU quantum circuit simulator.☆15Aug 17, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆17Oct 8, 2026Updated last week
- ☆10May 12, 2022Updated 4 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆34Nov 23, 2020Updated 5 years ago
- Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python☆15Feb 3, 2021Updated 5 years ago
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac☆17Mar 10, 2022Updated 4 years ago
- ☆16Mar 31, 2023Updated 3 years ago
- Reducing P4 Language’s Voluminosity using Higher-Level Constructs☆15Oct 15, 2022Updated 4 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆28Sep 28, 2026Updated 2 weeks ago
- Competitive Programming 2, 2016 Spring☆21May 24, 2016Updated 10 years ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,101Jul 13, 2026Updated 3 months ago
- DaCH: dataflow cache for high-level synthesis.☆20Jul 27, 2023Updated 3 years ago
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆19Aug 28, 2019Updated 7 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆35Updated this week