Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.
☆38Oct 25, 2023Updated 2 years ago
Alternatives and similar repositories for aquila
Users that are interested in aquila are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago
- Porting PicoRV32 to Artix-7 and Spartan-7. Generic vivado template for supported Xilinx FPGA is included.☆45Nov 13, 2024Updated last year
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆16Mar 14, 2024Updated 2 years ago
- MAC system with IEEE754 compatibility☆14Nov 22, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated 9 months ago
- Hardware Description Language on FPGA☆11Sep 18, 2023Updated 2 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- 陽明交通大學/台灣大學 修課心得😀☆14Jul 7, 2024Updated last year
- ☆17Updated this week
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆19Feb 1, 2017Updated 9 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- Implementation VexRiscv on ultra96☆13Apr 18, 2022Updated 4 years ago
- TFHE is a popular algorithm for homomorphic encryption. Staring with a C/C++ specification of TFHE to be provided, This project rewrite t…☆21May 27, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆26Jan 9, 2022Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆32May 20, 2026Updated 3 weeks ago
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆10Jan 18, 2022Updated 4 years ago
- Semihosting for AArch64, ARM, RISC-V, LoongArch, MIPS, and Xtensa.☆22Updated this week
- Making Lattice SensAI work properly on tinyVision products☆13Nov 22, 2022Updated 3 years ago
- ☆31Apr 1, 2017Updated 9 years ago
- The Atlas multi-GPU quantum circuit simulator.☆15Aug 17, 2024Updated last year
- Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac☆17Mar 10, 2022Updated 4 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆34Nov 23, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆10May 12, 2022Updated 4 years ago
- Implementation of TCP connection tracking in eBPF☆15May 9, 2024Updated 2 years ago
- SystemVerilog FSM generator☆39May 10, 2026Updated last month
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python☆15Feb 3, 2021Updated 5 years ago
- Reducing P4 Language’s Voluminosity using Higher-Level Constructs☆15Oct 15, 2022Updated 3 years ago
- ☆16Mar 31, 2023Updated 3 years ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,078Jun 5, 2026Updated last week
- Competitive Programming 2, 2016 Spring☆21May 24, 2016Updated 10 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Simple 3-stage pipeline RISC-V processor☆149Feb 24, 2026Updated 3 months ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- ☆13Jan 20, 2021Updated 5 years ago
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- Libraries used by multiple RepRapFirmware projects☆10Updated this week
- Simple SPI interface for FPGAs☆13Feb 8, 2014Updated 12 years ago