eisl-nctu / aquilaLinks
Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.
☆30Updated last year
Alternatives and similar repositories for aquila
Users that are interested in aquila are comparing it to the libraries listed below
Sorting:
- Simple 3-stage pipeline RISC-V processor☆139Updated last year
- ☆36Updated last year
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆16Updated 3 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated 11 months ago
- RISC-V Verification Interface☆92Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 3 weeks ago
- Ariane is a 6-stage RISC-V CPU☆137Updated 5 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- ☆42Updated 3 years ago
- Platform Level Interrupt Controller☆40Updated last year
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆23Updated 6 years ago
- ☆28Updated last year
- RISC-V Core Local Interrupt Controller (CLINT)☆26Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- SystemC training aimed at TLM.☆29Updated 4 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆32Updated last year
- Brief SystemC getting started tutorial☆89Updated 6 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆94Updated 2 months ago
- A libgloss replacement for RISC-V that supports HTIF☆37Updated last year
- ☆86Updated 3 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- Clarvi simple RISC-V processor for teaching☆55Updated 7 years ago
- ☆30Updated 3 months ago
- ☆58Updated 4 years ago
- 伴伴學 RISC-V RV32I Architecture CPU☆28Updated 2 years ago
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆37Updated 3 years ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago