Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.
☆38Oct 25, 2023Updated 2 years ago
Alternatives and similar repositories for aquila
Users that are interested in aquila are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago
- Porting PicoRV32 to Artix-7 and Spartan-7. Generic vivado template for supported Xilinx FPGA is included.☆45Nov 13, 2024Updated last year
- a hardware task scheduler design☆10Sep 14, 2022Updated 4 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆17Mar 14, 2024Updated 2 years ago
- Hardware Description Language on FPGA☆12Sep 18, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- a verilog snake game program☆11Oct 13, 2022Updated 3 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- 陽明交通大學/台灣大學 修課心得😀☆21Jul 7, 2024Updated 2 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 6 years ago
- Share JTAG chain within RISCV core and Xilinx FPGA.☆10Sep 17, 2019Updated 7 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆19Feb 1, 2017Updated 9 years ago
- Implementation VexRiscv on ultra96☆14Apr 18, 2022Updated 4 years ago
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆26Jan 9, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆40May 20, 2026Updated 4 months ago
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆10Jan 18, 2022Updated 4 years ago
- ☆31Apr 1, 2017Updated 9 years ago
- Making Lattice SensAI work properly on tinyVision products☆13Nov 22, 2022Updated 3 years ago
- SystemVerilog FSM generator☆39May 10, 2026Updated 4 months ago
- ☆13Jan 8, 2019Updated 7 years ago
- The Atlas multi-GPU quantum circuit simulator.☆15Aug 17, 2024Updated 2 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆34Nov 23, 2020Updated 5 years ago
- ☆17Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆10May 12, 2022Updated 4 years ago
- Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac☆17Mar 10, 2022Updated 4 years ago
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python☆15Feb 3, 2021Updated 5 years ago
- Implementation of TCP connection tracking in eBPF☆15May 9, 2024Updated 2 years ago
- DaCH: dataflow cache for high-level synthesis.☆20Jul 27, 2023Updated 3 years ago
- TFHE is a popular algorithm for homomorphic encryption. Staring with a C/C++ specification of TFHE to be provided, This project rewrite t…☆21May 27, 2024Updated 2 years ago
- Simple 3-stage pipeline RISC-V processor☆151Feb 24, 2026Updated 7 months ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SystemVerilog AXI verification library and video-DMA IP: AXI4/Lite/Stream BFMs, triple-buffer VDMA, and multi-tap temporal VDMA with byte…☆26Jul 5, 2026Updated 2 months ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,098Jul 13, 2026Updated 2 months ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆19Aug 28, 2019Updated 7 years ago
- Simple SPI interface for FPGAs☆13Feb 8, 2014Updated 12 years ago
- Sparse-dense matrix-matrix multiplication on GPUs☆13Oct 15, 2018Updated 7 years ago
- Competitive Programming 2, 2016 Spring☆21May 24, 2016Updated 10 years ago
- Libraries used by multiple RepRapFirmware projects☆10Updated this week