This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions.
☆36Jul 1, 2026Updated 3 months ago
Alternatives and similar repositories for evsoc
Users that are interested in evsoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Oct 2, 2026Updated 2 weeks ago
- This repo is for Efinix TinyML platform, which offers end-to-end flow that facilitates TinyML solution deployment on Efinix FPGAs.☆88Aug 28, 2026Updated last month
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆17Oct 18, 2014Updated 11 years ago
- Tiny MATLAB-to-C converter (TMC Compiler)☆13Oct 26, 2020Updated 5 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 5 years ago
- Buildroot external tree for building Linux for Efinix RISC-V Sapphire SoC☆24Updated this week
- Reconfigurable Binary Engine☆18Mar 23, 2021Updated 5 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 10 years ago
- ☆37Oct 5, 2026Updated last week
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆19Apr 28, 2026Updated 5 months ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- Development and simulation framework for Application Specific Vector Processor☆17Mar 8, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Code and models of the paper "FPGA accelerator for Gradient Boosting Decision Trees".☆15Mar 24, 2026Updated 6 months ago
- ☆20Jun 10, 2026Updated 4 months ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 11 months ago
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 7 years ago
- ☆20Dec 21, 2020Updated 5 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- ☆23Sep 18, 2026Updated 3 weeks ago
- ESnet general-purpose FPGA design library.☆14Updated this week
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Interface Protocol in Verilog☆52Aug 2, 2019Updated 7 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆20Sep 25, 2026Updated 3 weeks ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 5 years ago
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 8 years ago
- ☆15Apr 9, 2026Updated 6 months ago
- STM32F401 Discovery sensor demo with BlueNRG device☆11Jul 9, 2014Updated 12 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 10 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- SpinalHDL USB system for the ULPI based Arrow DECA board☆21Jan 9, 2022Updated 4 years ago
- Vstream - Video Analytics pipeline with Hardware based accelerations (dev - stage)☆10Feb 2, 2024Updated 2 years ago
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 7 years ago
- Basic Common Modules☆48Oct 5, 2026Updated last week
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆34Apr 29, 2024Updated 2 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆111Oct 3, 2019Updated 7 years ago
- Designing Video Game Hardware in Verilog☆29Jan 5, 2020Updated 6 years ago