This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions.
☆26Feb 13, 2026Updated 3 weeks ago
Alternatives and similar repositories for evsoc
Users that are interested in evsoc are comparing it to the libraries listed below
Sorting:
- Buildroot external tree for building Linux for Efinix RISC-V Sapphire SoC☆18Dec 18, 2025Updated 2 months ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 4 years ago
- Reconfigurable Binary Engine☆17Mar 23, 2021Updated 4 years ago
- This repo is for Efinix TinyML platform, which offers end-to-end flow that facilitates TinyML solution deployment on Efinix FPGAs.☆74Dec 24, 2025Updated 2 months ago
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated last year
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- Development and simulation framework for Application Specific Vector Processor☆16Mar 8, 2020Updated 6 years ago
- DUTH RISC-V Microprocessor☆24Dec 4, 2024Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 2 weeks ago
- Public release☆58Sep 3, 2019Updated 6 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆33Jun 30, 2021Updated 4 years ago
- Designing Video Game Hardware in Verilog☆27Jan 5, 2020Updated 6 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- RISC-V Nox core☆71Jul 22, 2025Updated 7 months ago
- ESP32 + Lepton based Toy Thermal Scope Project☆11Sep 4, 2023Updated 2 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- Workshop@work☆10Oct 4, 2016Updated 9 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated last year
- USB3 PIPE interface for Xilinx 7-Series☆247Jan 2, 2026Updated 2 months ago
- ☆10Mar 18, 2020Updated 5 years ago
- A fully-working 3D map editor (in Java) and level compilation toolchain (in C++), and a part-finished 3D game engine (in C++). Early deve…☆15Oct 28, 2013Updated 12 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 9 years ago
- A JavaScript project that combines the rhythm gameplay of Dance Dance Revolution with an endless runner.☆11Jul 6, 2017Updated 8 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- ☆12Nov 28, 2024Updated last year
- Basic Common Modules☆46Dec 13, 2025Updated 2 months ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- s373.libraries for processing☆17Mar 10, 2013Updated 12 years ago
- STM32F401 Discovery sensor demo with BlueNRG device☆11Jul 9, 2014Updated 11 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 2 years ago
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆11Aug 17, 2021Updated 4 years ago
- 实现欧拉视频放大并用于心率检测等☆12Jul 30, 2018Updated 7 years ago
- You can download it for your games101 in vscode☆12Jul 26, 2023Updated 2 years ago
- Integrated Circuit Design - IC Design Flow and Project-Based Learning☆47Mar 1, 2026Updated last week
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Jan 5, 2025Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184May 8, 2025Updated 10 months ago
- ☆47Jul 2, 2023Updated 2 years ago