Efinix-Inc / evsocLinks
This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions.
☆22Updated last year
Alternatives and similar repositories for evsoc
Users that are interested in evsoc are comparing it to the libraries listed below
Sorting:
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- APB Logic☆18Updated 5 months ago
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆32Updated last year
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆17Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆18Updated 9 months ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 10 months ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated last month
- Contains commonly used UVM components (agents, environments and tests).☆29Updated 6 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 4 months ago
- AXI X-Bar☆19Updated 5 years ago
- MIPI CSI-2 RX☆32Updated 3 years ago
- Implementation of the PCIe physical layer☆40Updated 3 weeks ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆27Updated 11 months ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- ☆25Updated 3 years ago
- ☆16Updated 6 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 9 months ago
- AXI-4 RAM Tester Component☆17Updated 4 years ago