Efinix-Inc / evsoc
This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions.
☆22Updated last year
Alternatives and similar repositories for evsoc:
Users that are interested in evsoc are comparing it to the libraries listed below
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 8 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- CNN accelerator☆27Updated 7 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆31Updated last year
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated this week
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆24Updated 3 years ago
- APB Logic☆18Updated 5 months ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- ☆16Updated 6 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆17Updated 6 years ago
- ☆27Updated last month
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 9 months ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- ☆27Updated 4 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 3 weeks ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- MIPI CSI-2 RX☆31Updated 3 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated last month
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆41Updated 2 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- SoC Based on ARM Cortex-M3☆30Updated this week
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆17Updated 9 months ago
- SRAM☆22Updated 4 years ago
- Simple demo showing how to use the ping pong FIFO☆14Updated 9 years ago