This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions.
☆30Jul 1, 2026Updated last week
Alternatives and similar repositories for evsoc
Users that are interested in evsoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tiny MATLAB-to-C converter (TMC Compiler)☆13Oct 26, 2020Updated 5 years ago
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆18Apr 28, 2026Updated 2 months ago
- Development and simulation framework for Application Specific Vector Processor☆16Mar 8, 2020Updated 6 years ago
- DECA Altera Max 10 FPGA Labs☆12Jan 8, 2016Updated 10 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆30Apr 29, 2024Updated 2 years ago
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 7 years ago
- STM32F401 Discovery sensor demo with BlueNRG device☆11Jul 9, 2014Updated 12 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- ☆14May 14, 2024Updated 2 years ago
- Public release☆59Sep 3, 2019Updated 6 years ago
- ☆12Nov 28, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆13Feb 22, 2018Updated 8 years ago
- ☆13Dec 10, 2022Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- ☆11Feb 19, 2024Updated 2 years ago
- DUTH RISC-V Microprocessor☆26Apr 5, 2026Updated 3 months ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- RISC-V Nox core☆73Jul 22, 2025Updated 11 months ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- General Purpose IO with APB4 interface☆16May 10, 2024Updated 2 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆97Jan 5, 2025Updated last year
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Bootloadable .cyacd upload application (Linux) for PSoC® PSoC 4 ( PSoC 3 / PSoC 5 ) devices based on Cypress AN68272 "UART Bootloader Ho…☆13Aug 15, 2015Updated 10 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆18Dec 1, 2023Updated 2 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆109Oct 3, 2019Updated 6 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- 机器人人工智能，优达学城cs373作业。 Artificial Intelligence for Robotics, this repository contains all the homework…☆12Nov 12, 2017Updated 8 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 8 months ago
- ☆16Feb 7, 2019Updated 7 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆15Jul 14, 2019Updated 6 years ago
- ☆35May 25, 2026Updated last month
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago