This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions.
☆30Jul 1, 2026Updated last month
Alternatives and similar repositories for evsoc
Users that are interested in evsoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- APB Timer Unit☆14Oct 30, 2025Updated 9 months ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆17Oct 18, 2014Updated 11 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- Tiny MATLAB-to-C converter (TMC Compiler)☆13Oct 26, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repo is for Efinix TinyML platform, which offers end-to-end flow that facilitates TinyML solution deployment on Efinix FPGAs.☆83Mar 24, 2026Updated 4 months ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- Buildroot external tree for building Linux for Efinix RISC-V Sapphire SoC☆22Jul 8, 2026Updated last month
- Reconfigurable Binary Engine☆18Mar 23, 2021Updated 5 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆19Apr 28, 2026Updated 3 months ago
- Code and models of the paper "FPGA accelerator for Gradient Boosting Decision Trees".☆15Mar 24, 2026Updated 4 months ago
- Development and simulation framework for Application Specific Vector Processor☆17Mar 8, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆20Jun 10, 2026Updated 2 months ago
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 9 months ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 2 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 4 years ago
- ☆19Jun 8, 2026Updated 2 months ago
- Interface Protocol in Verilog☆52Aug 2, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 7 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 10 years ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 8 years ago
- ☆15Apr 9, 2026Updated 4 months ago
- STM32F401 Discovery sensor demo with BlueNRG device☆11Jul 9, 2014Updated 12 years ago
- Basic Common Modules☆48Jul 16, 2026Updated last month
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Test of the USB3 IP Core from Daisho on a Xilinx device☆110Oct 3, 2019Updated 6 years ago
- Vstream - Video Analytics pipeline with Hardware based accelerations (dev - stage)☆10Feb 2, 2024Updated 2 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆30Apr 29, 2024Updated 2 years ago
- Designing Video Game Hardware in Verilog☆28Jan 5, 2020Updated 6 years ago
- ☆36May 21, 2026Updated 2 months ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆13Feb 22, 2018Updated 8 years ago
- ☆14May 14, 2024Updated 2 years ago