Efinix-Inc / evsoc
This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions.
☆21Updated last year
Related projects: ⓘ
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- ☆42Updated 2 years ago
- IP operations in verilog (simulation and implementation on ice40)☆52Updated 4 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆15Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆39Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆43Updated 3 months ago
- Reconfigurable Binary Engine☆15Updated 3 years ago
- ☆35Updated 5 years ago
- RISCV model for Verilator/FPGA targets☆44Updated 4 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 2 years ago
- SoC Based on ARM Cortex-M3☆24Updated 4 months ago
- Synopsys Design compiler, VCS and Tetra-MAX☆15Updated 6 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆29Updated 3 years ago
- FGPU is a soft GPU architecture general purpose computing☆53Updated 3 years ago
- General Purpose AXI Direct Memory Access☆44Updated 4 months ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆32Updated 6 years ago
- ☆32Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆29Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- ☆21Updated 3 years ago
- ☆44Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆55Updated last year
- Basic floating-point components for RISC-V processors☆62Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆57Updated 4 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆80Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆27Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆56Updated 3 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆32Updated 6 years ago
- For contributions of Chisel IP to the chisel community.☆55Updated 7 months ago
- Contains commonly used UVM components (agents, environments and tests).☆26Updated 6 years ago