ehw-fit / evoapproxlib
Library of approximate arithmetic circuits
☆51Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for evoapproxlib
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- An integrated CGRA design framework☆83Updated 2 weeks ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆83Updated 4 years ago
- ☆55Updated 4 years ago
- ☆60Updated 5 years ago
- IC implementation of TPU☆87Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- ☆93Updated 4 years ago
- ☆38Updated 2 months ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆156Updated this week
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆52Updated 3 years ago
- An LSTM template and a few examples using Vivado HLS☆42Updated 6 months ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture☆124Updated 2 weeks ago
- Verilog implementation of Softmax function☆48Updated 2 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆20Updated last year
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆176Updated 4 years ago
- ☆37Updated 4 months ago
- ☆69Updated 4 years ago
- eyeriss-chisel3☆39Updated 2 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆166Updated 6 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- RTL implementation of Flex-DPE.☆91Updated 4 years ago
- IC implementation of Systolic Array for TPU☆155Updated last month
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago