Library of approximate arithmetic circuits
☆65Jan 14, 2026Updated 9 months ago
Alternatives and similar repositories for evoapproxlib
Users that are interested in evoapproxlib are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆34Oct 2, 2023Updated 3 years ago
- Approximate layers - TensorFlow extension☆27Apr 14, 2025Updated last year
- MulApprox - A comprehensive library of state-of-the-art approximate multipliers☆35Jun 27, 2021Updated 5 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- ☆20Feb 12, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 6 years ago
- This is a repository for logarithmic Functional Units☆18Apr 30, 2026Updated 6 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- VECBEE: A Versatile Efficiency-Accuracy Configurable Batch Error Estimation Method for Greedy Approximate Logic Synthesis☆13Mar 8, 2022Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆32May 4, 2023Updated 3 years ago
- Fast Emulation of Approximate ViT models in PyTorch☆13Feb 13, 2024Updated 2 years ago
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆16Dec 9, 2025Updated 10 months ago
- Universal number Posit HDL Arithmetic Architecture generator☆72Jun 24, 2019Updated 7 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆15Aug 26, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 6 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 5 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Apr 5, 2022Updated 4 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆33Nov 13, 2023Updated 2 years ago
- ☆41Oct 21, 2025Updated last year
- PACoGen: Posit Arithmetic Core Generator☆83Aug 16, 2019Updated 7 years ago
- Python bindings for coreir☆11Sep 13, 2023Updated 3 years ago
- This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.☆10Jun 25, 2022Updated 4 years ago
- ABACUS is a tool for approximate logic synthesis☆14Jul 13, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- Paul Layzell's Evolvable Motherboard☆13Sep 14, 2015Updated 11 years ago
- Efficient resubstitution-based approximate logic synthesis☆12Aug 11, 2026Updated 2 months ago
- C++ header-only reasoning library☆19Jul 11, 2024Updated 2 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆15Nov 19, 2023Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆125Apr 3, 2026Updated 6 months ago
- ☆13Apr 16, 2022Updated 4 years ago
- Major project - kannada LLM for farmers☆12May 20, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated 2 years ago
- Posit Arithmetic Cores generated with FloPoCo☆31May 8, 2026Updated 5 months ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆24Jul 29, 2022Updated 4 years ago
- Open Source Cell Library for Predictive CNFET Technology☆18Mar 12, 2026Updated 7 months ago
- Ventus GPGPU develop environment☆20Oct 16, 2026Updated 2 weeks ago
- ☆29Apr 15, 2025Updated last year
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Oct 1, 2022Updated 4 years ago