ehw-fit / evoapproxlibLinks
Library of approximate arithmetic circuits
☆55Updated 3 years ago
Alternatives and similar repositories for evoapproxlib
Users that are interested in evoapproxlib are comparing it to the libraries listed below
Sorting:
- An integrated CGRA design framework☆91Updated 7 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated this week
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆175Updated 2 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- Verilog implementation of Softmax function☆73Updated 3 years ago
- ☆70Updated 6 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- ☆120Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- IC implementation of TPU☆135Updated 5 years ago
- RTL implementation of Flex-DPE.☆113Updated 5 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆95Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 4 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆15Updated last month
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- An Open-Source Tool for CGRA Accelerators☆74Updated last month
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆87Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 4 years ago
- Train and deploy LUT-based neural networks on FPGAs☆99Updated last year
- Vitis HLS Library for FINN☆208Updated 3 weeks ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- ☆44Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 8 months ago
- eyeriss-chisel3☆41Updated 3 years ago
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆162Updated 2 months ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆66Updated 5 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆29Updated last year