ehw-fit / evoapproxlib
Library of approximate arithmetic circuits
☆53Updated 2 years ago
Alternatives and similar repositories for evoapproxlib:
Users that are interested in evoapproxlib are comparing it to the libraries listed below
- An integrated CGRA design framework☆85Updated 3 months ago
- RTL implementation of Flex-DPE.☆97Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆139Updated 5 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆118Updated 2 weeks ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆58Updated last month
- ☆60Updated 6 years ago
- ☆100Updated 4 years ago
- ☆71Updated 2 years ago
- ☆40Updated 5 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆129Updated last month
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆89Updated 3 years ago
- IC implementation of TPU☆98Updated 5 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆164Updated this week
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆178Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆88Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated this week
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆72Updated 2 weeks ago
- Verilog implementation of Softmax function☆56Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- Approximate layers - TensorFlow extension☆27Updated 9 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 4 months ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆23Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆66Updated last year
- ☆40Updated last week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆129Updated this week
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆133Updated 2 weeks ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆56Updated 3 years ago