ehw-fit / evoapproxlibLinks
Library of approximate arithmetic circuits
☆53Updated 2 years ago
Alternatives and similar repositories for evoapproxlib
Users that are interested in evoapproxlib are comparing it to the libraries listed below
Sorting:
- ☆65Updated 6 years ago
- An integrated CGRA design framework☆89Updated 2 months ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- ☆94Updated 11 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- Verilog implementation of Softmax function☆66Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- ☆16Updated 3 weeks ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- ☆111Updated 4 years ago
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- ☆42Updated 8 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆14Updated 7 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- ☆58Updated 5 years ago
- Approximate layers - TensorFlow extension☆27Updated last month
- IC implementation of TPU☆125Updated 5 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆79Updated 2 weeks ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆143Updated this week
- ☆71Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago