ehw-fit / evoapproxlibLinks
Library of approximate arithmetic circuits
☆55Updated 2 years ago
Alternatives and similar repositories for evoapproxlib
Users that are interested in evoapproxlib are comparing it to the libraries listed below
Sorting:
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- An integrated CGRA design framework☆89Updated 3 months ago
- Verilog implementation of Softmax function☆67Updated 2 years ago
- ☆58Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- ☆71Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- ☆112Updated 4 years ago
- ☆65Updated 6 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆92Updated 8 months ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆40Updated 5 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆172Updated this week
- ☆94Updated last year
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆42Updated 9 months ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆14Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated this week
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago