HPC-Lab-IITB / Clarinet
A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating custom functional units like posit arithmetic units.
☆20Updated last year
Related projects: ⓘ
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆45Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆55Updated 7 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆38Updated 4 years ago
- The RTL source for AnyCore RISC-V☆29Updated 2 years ago
- LIS Network-on-Chip Implementation☆28Updated 8 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆66Updated 4 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 2 years ago
- ☆51Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆23Updated 2 weeks ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆32Updated 6 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆74Updated 3 weeks ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆38Updated last year
- ☆35Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆29Updated 3 years ago
- Implementation of post-process coverage, and batch waveform search☆15Updated 3 years ago
- HLS for Networks-on-Chip☆27Updated 3 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆48Updated last month
- RISC-V Virtual Prototype☆35Updated 2 years ago
- ☆28Updated 2 weeks ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆56Updated 3 years ago
- A tool to generate optimized hardware files for univariate functions.☆17Updated 5 months ago
- Chisel library for Unum Type-III Posit Arithmetic☆30Updated 5 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆17Updated this week
- SCARV: a side-channel hardened RISC-V platform☆24Updated last year
- Open source RTL simulation acceleration on commodity hardware☆21Updated last year
- An automatic clock gating utility☆40Updated 2 months ago
- Constrained RAndom Verification Enviroment (CRAVE)☆14Updated 9 months ago
- Ratatoskr NoC Simulator☆18Updated 3 years ago
- PACoGen: Posit Arithmetic Core Generator☆63Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 2 years ago