HPC-Lab-IITB / Clarinet
A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating custom functional units like posit arithmetic units.
☆23Updated 2 years ago
Alternatives and similar repositories for Clarinet:
Users that are interested in Clarinet are comparing it to the libraries listed below
- Open source RTL simulation acceleration on commodity hardware☆25Updated last year
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆80Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 10 months ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆39Updated last year
- Chisel library for Unum Type-III Posit Arithmetic☆37Updated 11 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆26Updated 6 months ago
- Simple UVM environment for experimenting with Verilator.☆19Updated 3 months ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- RISC-V soft-core PEs for TaPaSCo☆18Updated 9 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆32Updated last month
- Posit Arithmetic Cores generated with FloPoCo☆24Updated 9 months ago
- YosysHQ SVA AXI Properties☆37Updated 2 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆20Updated 6 years ago
- ☆20Updated 5 years ago
- ☆31Updated 2 months ago
- Implementation of post-process coverage, and batch waveform search☆15Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆60Updated 4 months ago
- Platform Level Interrupt Controller☆38Updated 10 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- DUTH RISC-V Microprocessor☆19Updated 3 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆35Updated 2 years ago
- SystemVerilog frontend for Yosys☆81Updated 2 weeks ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- ☆36Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆31Updated this week