HPC-Lab-IITB / ClarinetLinks
A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating custom functional units like posit arithmetic units.
☆23Updated 2 years ago
Alternatives and similar repositories for Clarinet
Users that are interested in Clarinet are comparing it to the libraries listed below
Sorting:
- Open source RTL simulation acceleration on commodity hardware☆27Updated 2 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated this week
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- ☆32Updated 4 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- ☆44Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- Chisel Cheatsheet☆33Updated 2 years ago
- PACoGen: Posit Arithmetic Core Generator☆70Updated 5 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆38Updated 2 months ago
- Simple UVM environment for experimenting with Verilator.☆21Updated last month
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- Platform Level Interrupt Controller☆40Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- RISC-V soft-core PEs for TaPaSCo☆19Updated 11 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- ☆20Updated 5 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- ☆12Updated 4 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- matrix-coprocessor for RISC-V☆16Updated last month
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆40Updated 2 years ago
- ☆29Updated last month