HPC-Lab-IITB / ClarinetLinks
A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating custom functional units like posit arithmetic units.
☆26Updated 3 years ago
Alternatives and similar repositories for Clarinet
Users that are interested in Clarinet are comparing it to the libraries listed below
Sorting:
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 4 months ago
- Open source RTL simulation acceleration on commodity hardware☆30Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- Simple UVM environment for experimenting with Verilator.☆27Updated last month
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- Platform Level Interrupt Controller☆43Updated last year
- ☆99Updated 2 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated last week
- ☆16Updated 4 months ago
- DUTH RISC-V Microprocessor☆22Updated 10 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆43Updated last week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- A dynamic verification library for Chisel.☆156Updated 11 months ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- ☆32Updated 9 months ago
- Project repo for the POSH on-chip network generator☆51Updated 7 months ago
- ☆23Updated 4 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆24Updated 6 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago