A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating custom functional units like posit arithmetic units.
☆24Oct 1, 2022Updated 3 years ago
Alternatives and similar repositories for Clarinet
Users that are interested in Clarinet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Chisel library for Unum Type-III Posit Arithmetic☆46Apr 2, 2025Updated last year
- Open-Source Posit RISC-V Core with Quire Capability☆71May 4, 2026Updated 3 months ago
- ☆11May 30, 2024Updated 2 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- ☆14Jul 16, 2026Updated 3 weeks ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Mar 16, 2022Updated 4 years ago
- Introduction to homotopy type theory (reading course), LP2 2023, offered via DAT235/DIT577: Research-oriented course in Computer Science …☆13Apr 17, 2024Updated 2 years ago
- Build edk2 development and debugging environment under win10, for recording some notes and writing self tools.☆13Aug 14, 2022Updated 4 years ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Jul 14, 2026Updated last month
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- Tracker for books I've read. Looking for suggestion and inspirational for others. :)☆14May 3, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- c++ posit implementation☆45Aug 7, 2023Updated 3 years ago
- Make UEFI (BIOS) Setup IFR dumps easy to read, browse and use with UEFI Variable Tool☆16Nov 20, 2023Updated 2 years ago
- RISC-V soft-core PEs for TaPaSCo☆24Jul 24, 2026Updated 3 weeks ago
- PACoGen: Posit Arithmetic Core Generator☆82Aug 16, 2019Updated 6 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 3 years ago
- Galois RISC-V ISA Formal Tools☆61May 6, 2026Updated 3 months ago
- PA + Labs for Operating Systems 2019 course in NJU taught by JYY.☆12Aug 6, 2019Updated 7 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- NUDT 高级计算机网络实验：基于UDP的可靠传输☆18Jan 8, 2024Updated 2 years ago
- ☆19Aug 30, 2020Updated 5 years ago
- Pipelined 64-bit RISC-V core☆17Mar 7, 2024Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆26Nov 15, 2021Updated 4 years ago
- QuardStar Tutorial is all you need !☆19Sep 11, 2024Updated last year
- 无需配置特定环境，在 Docker 容器环境中编译 linux-2.6.26，并在宿主机的 qemu 中运行☆15Jul 16, 2024Updated 2 years ago
- This is a repository for logarithmic Functional Units☆18Apr 30, 2026Updated 3 months ago
- A user-level tool for extracting SSD internal properties☆19Apr 8, 2023Updated 3 years ago
- A Z80 CPU implemented in Chisel.☆11Sep 20, 2020Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- [UNRELEASED] FP div/sqrt unit for transprecision☆28Jul 27, 2026Updated 2 weeks ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 13 years ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆105Jul 3, 2026Updated last month
- Accelerator RTL inspired by VEGETA [HPCA'23] and MicroScopiQ [ISCA'25]☆15Nov 11, 2025Updated 9 months ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆17Sep 27, 2022Updated 3 years ago
- An example of an eBPF program hooking into the kill tracepoint☆23Jul 13, 2026Updated last month