A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating custom functional units like posit arithmetic units.
☆24Oct 1, 2022Updated 3 years ago
Alternatives and similar repositories for Clarinet
Users that are interested in Clarinet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Chisel library for Unum Type-III Posit Arithmetic☆45Apr 2, 2025Updated 11 months ago
- Open-Source Posit RISC-V Core with Quire Capability☆69Jan 31, 2025Updated last year
- ☆11May 30, 2024Updated last year
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆13Jan 4, 2021Updated 5 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Mar 16, 2022Updated 4 years ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Mar 15, 2026Updated last week
- 无需配置特定环境，在 Docker 容器环境中编译 linux-2.6.26，并在宿主机的 qemu 中运行☆13Jul 16, 2024Updated last year
- Tracker for books I've read. Looking for suggestion and inspirational for others. :)☆11Feb 11, 2026Updated last month
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆70Jun 24, 2019Updated 6 years ago
- Introduction to homotopy type theory (reading course), LP2 2023, offered via DAT235/DIT577: Research-oriented course in Computer Science …☆14Apr 17, 2024Updated last year
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- ☆16Mar 18, 2025Updated last year
- A Deep Learning Framework for the Posit Number System☆31Aug 5, 2024Updated last year
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated last month
- Testing processors with Random Instruction Generation☆57Jan 13, 2026Updated 2 months ago
- PACoGen: Posit Arithmetic Core Generator☆80Aug 16, 2019Updated 6 years ago
- gem5 相关中文笔记☆17Dec 2, 2021Updated 4 years ago
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 3 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 11 months ago
- Galois RISC-V ISA Formal Tools☆62Aug 12, 2025Updated 7 months ago
- This is a repository for logarithmic Functional Units☆18Jan 12, 2026Updated 2 months ago
- NUDT 高级计算机网络实验：基于UDP的可靠传输☆18Jan 8, 2024Updated 2 years ago
- PA + Labs for Operating Systems 2019 course in NJU taught by JYY.☆12Aug 6, 2019Updated 6 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- A Z80 CPU implemented in Chisel.☆11Sep 20, 2020Updated 5 years ago
- Lab material for the three week course on builiding a RISC-V microprocessor☆20Jan 14, 2026Updated 2 months ago
- QuardStar Tutorial is all you need !☆16Sep 11, 2024Updated last year
- A user-level tool for extracting SSD internal properties☆19Apr 8, 2023Updated 2 years ago
- Chisel NVMe controller☆26Nov 24, 2022Updated 3 years ago
- Compiler development environment.☆21Feb 16, 2026Updated last month
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- Hoddarla is an OS project in Golang targeting RISC-V 64-bit system.☆12Oct 28, 2021Updated 4 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago
- Integrates Emacs with CMake such that one can easily choose a target to compile/run☆22Mar 15, 2026Updated last week
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago