RatkoFri / MulApproxLinks
MulApprox - A comprehensive library of state-of-the-art approximate multipliers
☆30Updated 4 years ago
Alternatives and similar repositories for MulApprox
Users that are interested in MulApprox are comparing it to the libraries listed below
Sorting:
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated last month
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆59Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆89Updated 2 weeks ago
- ☆16Updated 2 years ago
- ☆68Updated 6 years ago
- Library of approximate arithmetic circuits☆55Updated 3 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆52Updated 8 years ago
- IC implementation of TPU☆131Updated 5 years ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- Verilog implementation of Softmax function☆70Updated 3 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 9 months ago
- Train and deploy LUT-based neural networks on FPGAs☆99Updated last year
- DNN Compiler for Heterogeneous SoCs☆50Updated this week
- A tool to generate optimized hardware files for univariate functions.☆28Updated last year
- Systolic-array based Deep Learning Accelerator generator☆27Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- ☆78Updated this week
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- CGRA framework with vectorization support.☆35Updated 2 weeks ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆160Updated last month
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆59Updated 3 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆34Updated 10 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- ☆49Updated 5 months ago
- ☆84Updated last year