RatkoFri / MulApproxLinks
MulApprox - A comprehensive library of state-of-the-art approximate multipliers
☆31Updated 4 years ago
Alternatives and similar repositories for MulApprox
Users that are interested in MulApprox are comparing it to the libraries listed below
Sorting:
- ☆88Updated 2 weeks ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆71Updated 2 weeks ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆109Updated 5 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆97Updated this week
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆92Updated 11 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆38Updated 3 months ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- ☆71Updated 7 years ago
- ☆17Updated 2 years ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- Systolic-array based Deep Learning Accelerator generator☆27Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆71Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- ☆58Updated 7 months ago
- SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset i…☆25Updated last month
- Train and deploy LUT-based neural networks on FPGAs☆102Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year
- ☆85Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- matrix-coprocessor for RISC-V☆25Updated 7 months ago
- A verilog implementation for Network-on-Chip☆78Updated 7 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆38Updated last month
- Library of approximate arithmetic circuits☆61Updated 3 years ago
- IC implementation of TPU☆140Updated 5 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- Verilog implementation of Softmax function☆77Updated 3 years ago