RatkoFri / MulApproxLinks
MulApprox - A comprehensive library of state-of-the-art approximate multipliers
☆33Updated 4 years ago
Alternatives and similar repositories for MulApprox
Users that are interested in MulApprox are comparing it to the libraries listed below
Sorting:
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆115Updated 5 years ago
- ☆90Updated last week
- ☆17Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆82Updated 2 months ago
- eyeriss-chisel3☆40Updated 3 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆104Updated 3 weeks ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 5 months ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 7 months ago
- ☆64Updated 9 months ago
- ☆73Updated 7 years ago
- Library of approximate arithmetic circuits☆62Updated 3 weeks ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆48Updated 3 weeks ago
- Train and deploy LUT-based neural networks on FPGAs☆106Updated last year
- Systolic-array based Deep Learning Accelerator generator☆28Updated 5 years ago
- DNN Compiler for Heterogeneous SoCs☆60Updated this week
- ☆65Updated 5 years ago
- NeuraLUT-Assemble☆47Updated 5 months ago
- Verilog implementation of Softmax function☆80Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Updated 11 months ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆55Updated 2 years ago
- ☆65Updated 9 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆41Updated 3 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆76Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- ☆45Updated last week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆181Updated 2 weeks ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 3 years ago