MulApprox - A comprehensive library of state-of-the-art approximate multipliers
☆33Jun 27, 2021Updated 4 years ago
Alternatives and similar repositories for MulApprox
Users that are interested in MulApprox are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆29Feb 23, 2024Updated 2 years ago
- This is a repository for logarithmic Functional Units☆18Jan 12, 2026Updated 3 months ago
- Library of approximate arithmetic circuits☆63Jan 14, 2026Updated 2 months ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆23Jul 29, 2022Updated 3 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A Verilog implementation of a hand-written digit recognition Neural Network☆10Nov 16, 2024Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- Approximate layers - TensorFlow extension☆27Apr 14, 2025Updated 11 months ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- ☆31Oct 2, 2023Updated 2 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- The Verilog source code for DRUM approximate multiplier.☆32May 4, 2023Updated 2 years ago
- 我的一生一芯项目☆16Dec 14, 2021Updated 4 years ago
- ☆13Apr 15, 2025Updated 11 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Nov 13, 2023Updated 2 years ago
- A type-safe, formally verifiable HDL compiler in Lean 4. Inspired by Clash, built for high-assurance hardware synthesis.☆48Updated this week
- PyTorch implementation of TinyWASE described in our paper "Compressing Speaker Extraction Model with Ultra-low Precision Quantization and…☆11Jun 28, 2021Updated 4 years ago
- A web IDE for ACL2 using a Kubernetes based backend. Evolution of https://github.com/calebegg/proof-pad-classic☆11Jul 15, 2024Updated last year
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- Class Project - Digital Signal Processing☆15Jun 22, 2021Updated 4 years ago
- Deep Multi-layer Fusion Dense Network for Hyperspectral Image Classification.☆11Apr 25, 2021Updated 4 years ago
- Unified Maude model-checking tool☆13Updated this week
- Lemberg is a time-predictable VLIW processor optimized for performance.☆21May 8, 2013Updated 12 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆41Mar 29, 2026Updated 2 weeks ago
- 开放验证平台NutShell Cache验证案例☆11Dec 2, 2025Updated 4 months ago
- acnn for text-independent speaker recognition☆10Feb 8, 2022Updated 4 years ago
- DeepGate3 for ICCAD2024☆14May 26, 2025Updated 10 months ago
- [WIP] A toy C compiler written in Rust☆16Mar 4, 2022Updated 4 years ago
- ☆10Dec 22, 2023Updated 2 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- 3D FPGA Architecture Exploration Tool☆16Feb 24, 2026Updated last month
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 本项目用于存放论文：基于远程监督的人物属性抽取研究 的实验数据☆13Oct 30, 2019Updated 6 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 2 years ago
- ☆12Oct 24, 2023Updated 2 years ago
- [ICML 2023] "Data Efficient Neural Scaling Law via Model Reusing" by Peihao Wang, Rameswar Panda, Zhangyang Wang☆14Jan 4, 2024Updated 2 years ago
- ☆10May 26, 2023Updated 2 years ago
- 🍬 tiny OCaml compiler and PSan targeting to WebAssembly☆10Aug 15, 2024Updated last year