RatkoFri / MulApproxLinks
MulApprox - A comprehensive library of state-of-the-art approximate multipliers
☆31Updated 4 years ago
Alternatives and similar repositories for MulApprox
Users that are interested in MulApprox are comparing it to the libraries listed below
Sorting:
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆96Updated 3 weeks ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated 3 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆66Updated 2 weeks ago
- Train and deploy LUT-based neural networks on FPGAs☆101Updated last year
- Library of approximate arithmetic circuits☆58Updated 3 years ago
- NeuraLUT-Assemble☆43Updated 3 months ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆107Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- ☆64Updated 6 months ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- ☆71Updated 6 years ago
- Systolic-array based Deep Learning Accelerator generator☆27Updated 4 years ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- ☆62Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 8 months ago
- Verilog implementation of Softmax function☆75Updated 3 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆38Updated 3 weeks ago
- ☆16Updated 2 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆54Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- ☆88Updated last week
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆45Updated last week
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- IC implementation of TPU☆135Updated 5 years ago