MulApprox - A comprehensive library of state-of-the-art approximate multipliers
☆35Jun 27, 2021Updated 5 years ago
Alternatives and similar repositories for MulApprox
Users that are interested in MulApprox are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆31Feb 23, 2024Updated 2 years ago
- This is a repository for logarithmic Functional Units☆18Apr 30, 2026Updated 5 months ago
- ☆20Feb 12, 2025Updated last year
- ☆34Oct 2, 2023Updated 3 years ago
- Library of approximate arithmetic circuits☆64Jan 14, 2026Updated 8 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Approximate layers - TensorFlow extension☆27Apr 14, 2025Updated last year
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆33Nov 13, 2023Updated 2 years ago
- Posit Arithmetic Cores generated with FloPoCo☆31May 8, 2026Updated 5 months ago
- a rust payments telegram bot, made for BLAST Big Bang 2024☆15Feb 24, 2024Updated 2 years ago
- Generic floating-point types in Python☆20Sep 19, 2026Updated 3 weeks ago
- TAIDL: Tensor Accelerator ISA Definition Language☆22Apr 28, 2026Updated 5 months ago
- Universal number Posit HDL Arithmetic Architecture generator☆72Jun 24, 2019Updated 7 years ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Initial version of CircuitGCL☆16Aug 19, 2025Updated last year
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- 2020 xilinx summer school☆20Aug 13, 2020Updated 6 years ago
- a method for efficient large integer arithmetic in cryptography☆16Sep 16, 2025Updated last year
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆24Jul 29, 2022Updated 4 years ago
- A dec-bin converter uses 2's complement.☆10Sep 24, 2024Updated 2 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Oct 2, 2019Updated 7 years ago
- Reconfigurable Stream Network Architecture☆18Aug 13, 2026Updated last month
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆14Nov 29, 2011Updated 14 years ago
- Stm32F4、Stm32L072配置AD9361☆17Jan 10, 2019Updated 7 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆125Apr 3, 2026Updated 6 months ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- A Verilog implementation of a hand-written digit recognition Neural Network☆11Nov 16, 2024Updated last year
- ☆20Feb 25, 2026Updated 7 months ago
- ☆25Jun 23, 2024Updated 2 years ago
- Class Project - Digital Signal Processing☆15Jun 22, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Pythonによる制御工学入門改訂２版☆14Aug 22, 2024Updated 2 years ago
- PyTorch implementation of TinyWASE described in our paper "Compressing Speaker Extraction Model with Ultra-low Precision Quantization and…☆11Jun 28, 2021Updated 5 years ago
- An open-source GNSS Software Defined Radio for algorithm benchmarking.☆18Aug 30, 2024Updated 2 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆42Aug 15, 2025Updated last year
- A software-defined GNSS receiver toolkit☆12Sep 20, 2022Updated 4 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year