MulApprox - A comprehensive library of state-of-the-art approximate multipliers
☆35Jun 27, 2021Updated 5 years ago
Alternatives and similar repositories for MulApprox
Users that are interested in MulApprox are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a repository for logarithmic Functional Units☆18Apr 30, 2026Updated 4 months ago
- The Verilog source code for DRUM approximate multiplier.☆32May 4, 2023Updated 3 years ago
- ☆20Feb 12, 2025Updated last year
- ☆34Oct 2, 2023Updated 2 years ago
- Library of approximate arithmetic circuits☆64Jan 14, 2026Updated 8 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆33Nov 13, 2023Updated 2 years ago
- a rust payments telegram bot, made for BLAST Big Bang 2024☆15Feb 24, 2024Updated 2 years ago
- TAIDL: Tensor Accelerator ISA Definition Language☆20Apr 28, 2026Updated 4 months ago
- Universal number Posit HDL Arithmetic Architecture generator☆72Jun 24, 2019Updated 7 years ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 3 weeks ago
- Initial version of CircuitGCL☆16Aug 19, 2025Updated last year
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- 2020 xilinx summer school☆20Aug 13, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- a method for efficient large integer arithmetic in cryptography☆16Sep 16, 2025Updated last year
- A dec-bin converter uses 2's complement.☆10Sep 24, 2024Updated last year
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Oct 2, 2019Updated 6 years ago
- Reconfigurable Stream Network Architecture☆18Aug 13, 2026Updated last month
- Curated content for DNN approximation, acceleration ... with a focus on hardware accelerator and deployment☆29May 15, 2024Updated 2 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 5 years ago
- ☆14Nov 29, 2011Updated 14 years ago
- Stm32F4、Stm32L072配置AD9361☆17Jan 10, 2019Updated 7 years ago
- Ansible role to deploy RedELK server☆18Sep 11, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆125Apr 3, 2026Updated 5 months ago
- 我的一生一芯项目☆16Dec 14, 2021Updated 4 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆11Nov 16, 2024Updated last year
- A epaper dashboard based on Waveshare 7.5 inch epaper display and ESP8266 to display news headlines and weather☆13Jun 12, 2021Updated 5 years ago
- ☆19Feb 25, 2026Updated 6 months ago
- ☆13Oct 28, 2018Updated 7 years ago
- ☆25Jun 23, 2024Updated 2 years ago
- Class Project - Digital Signal Processing☆15Jun 22, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Pythonによる制御工学入門改訂２版☆14Aug 22, 2024Updated 2 years ago
- PyTorch implementation of TinyWASE described in our paper "Compressing Speaker Extraction Model with Ultra-low Precision Quantization and…☆11Jun 28, 2021Updated 5 years ago
- An open-source GNSS Software Defined Radio for algorithm benchmarking.☆17Aug 30, 2024Updated 2 years ago
- ICCAD-2021-B☆12Aug 5, 2021Updated 5 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆42Aug 15, 2025Updated last year
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year