MulApprox - A comprehensive library of state-of-the-art approximate multipliers
☆34Jun 27, 2021Updated 4 years ago
Alternatives and similar repositories for MulApprox
Users that are interested in MulApprox are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆29Feb 23, 2024Updated 2 years ago
- This is a repository for logarithmic Functional Units☆18Jan 12, 2026Updated 3 months ago
- Library of approximate arithmetic circuits☆64Jan 14, 2026Updated 3 months ago
- a rust payments telegram bot, made for BLAST Big Bang 2024☆15Feb 24, 2024Updated 2 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆23Jul 29, 2022Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- A dec-bin converter uses 2's complement.☆10Sep 24, 2024Updated last year
- A Verilog implementation of a hand-written digit recognition Neural Network☆11Nov 16, 2024Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- Approximate layers - TensorFlow extension☆27Apr 14, 2025Updated last year
- ☆32Oct 2, 2023Updated 2 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- The Verilog source code for DRUM approximate multiplier.☆32May 4, 2023Updated 2 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆33Nov 13, 2023Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Pythonによる制御工学入門改訂２版☆12Aug 22, 2024Updated last year
- A web IDE for ACL2 using a Kubernetes based backend. Evolution of https://github.com/calebegg/proof-pad-classic☆11Jul 15, 2024Updated last year
- Class Project - Digital Signal Processing☆15Jun 22, 2021Updated 4 years ago
- Deep Multi-layer Fusion Dense Network for Hyperspectral Image Classification.☆11Apr 25, 2021Updated 5 years ago
- Speechflow for emotion recognition related information decomposition☆10Jul 27, 2021Updated 4 years ago
- Unified Maude model-checking tool☆13Apr 16, 2026Updated 2 weeks ago
- Lemberg is a time-predictable VLIW processor optimized for performance.☆21May 8, 2013Updated 12 years ago
- ☆41Mar 29, 2026Updated last month
- 开放验证平台NutShell Cache验证案例☆11Dec 2, 2025Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- [WIP] A toy C compiler written in Rust☆16Mar 4, 2022Updated 4 years ago
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆18Oct 11, 2019Updated 6 years ago
- design of LMS adaptive 4-tap FIR filter using Distributed Arithmetic architecture in verilog☆10Sep 26, 2022Updated 3 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 3 years ago
- 3D FPGA Architecture Exploration Tool☆17Feb 24, 2026Updated 2 months ago
- 本项目用于存放论文：基于远程监督的人物属性抽取研究 的实验数据☆13Oct 30, 2019Updated 6 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆21Apr 15, 2026Updated 2 weeks ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- 完整基于omlsa.m实现☆14Nov 26, 2021Updated 4 years ago
- A type-safe, formally verifiable HDL compiler in Lean 4. Inspired by Clash, built for high-assurance hardware synthesis.☆60Apr 24, 2026Updated last week
- ☆10May 26, 2023Updated 2 years ago
- 🍬 tiny OCaml compiler and PSan targeting to WebAssembly☆10Aug 15, 2024Updated last year
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 3 years ago