manish-kj / PACoGenLinks
PACoGen: Posit Arithmetic Core Generator
☆75Updated 6 years ago
Alternatives and similar repositories for PACoGen
Users that are interested in PACoGen are comparing it to the libraries listed below
Sorting:
- Universal number Posit HDL Arithmetic Architecture generator☆63Updated 6 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Next generation CGRA generator☆113Updated 3 weeks ago
- Open-Source Posit RISC-V Core with Quire Capability☆63Updated 6 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- ☆87Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆208Updated last week
- high-performance RTL simulator☆173Updated last year
- ☆63Updated 3 months ago
- ☆72Updated last week
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- Chisel RISC-V Vector 1.0 Implementation☆108Updated 3 months ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- DASS HLS Compiler☆29Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- Floating point modules for CHISEL☆31Updated 10 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆279Updated 4 months ago
- The Task Parallel System Composer (TaPaSCo)☆111Updated 3 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 3 months ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- ☆53Updated 2 weeks ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- ☆60Updated this week