manish-kj / PACoGen
PACoGen: Posit Arithmetic Core Generator
☆69Updated 5 years ago
Alternatives and similar repositories for PACoGen:
Users that are interested in PACoGen are comparing it to the libraries listed below
- Universal number Posit HDL Arithmetic Architecture generator☆56Updated 5 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆55Updated 2 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆39Updated last year
- Posit Arithmetic Cores generated with FloPoCo☆24Updated 9 months ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆16Updated 7 years ago
- ☆53Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Next generation CGRA generator☆109Updated this week
- ☆17Updated 7 years ago
- Chisel RISC-V Vector 1.0 Implementation☆88Updated last month
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- ☆15Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- ☆86Updated last year
- A DSL for Systolic Arrays☆79Updated 6 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆23Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆121Updated 2 years ago
- The specification for the FIRRTL language☆52Updated this week
- For contributions of Chisel IP to the chisel community.☆60Updated 4 months ago
- high-performance RTL simulator☆154Updated 9 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆63Updated 3 months ago
- Python wrapper for verilator model☆81Updated last year
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- A tool to generate optimized hardware files for univariate functions.☆27Updated 11 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆141Updated last month