manish-kj / PACoGenLinks
PACoGen: Posit Arithmetic Core Generator
☆75Updated 6 years ago
Alternatives and similar repositories for PACoGen
Users that are interested in PACoGen are comparing it to the libraries listed below
Sorting:
- Universal number Posit HDL Arithmetic Architecture generator☆64Updated 6 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆66Updated 8 months ago
- Next generation CGRA generator☆115Updated this week
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆80Updated last week
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- ☆87Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- ☆109Updated 2 months ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆165Updated last week
- Open-source RTL logic simulator with CUDA acceleration☆222Updated 3 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆95Updated this week
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- high-performance RTL simulator☆180Updated last year
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 9 months ago
- Train and deploy LUT-based neural networks on FPGAs☆99Updated last year
- ☆32Updated last week
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Updated 7 years ago
- ☆104Updated 3 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Posit Arithmetic Cores generated with FloPoCo☆26Updated last year