manish-kj / PACoGen
PACoGen: Posit Arithmetic Core Generator
☆63Updated 5 years ago
Related projects: ⓘ
- Universal number Posit HDL Arithmetic Architecture generator☆50Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆45Updated 4 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆35Updated last year
- Open-Source Posit RISC-V Core with Quire Capability☆41Updated last year
- ☆86Updated 6 months ago
- Next generation CGRA generator☆104Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆66Updated 4 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆35Updated 2 weeks ago
- For contributions of Chisel IP to the chisel community.☆55Updated 7 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆93Updated last year
- ☆51Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆116Updated last year
- Floating point modules for CHISEL☆27Updated 9 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆115Updated 3 months ago
- Basic floating-point components for RISC-V processors☆62Updated 4 years ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆20Updated last year
- A SystemVerilog source file pickler.☆49Updated 9 months ago
- HLS for Networks-on-Chip☆27Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆74Updated 3 weeks ago
- A polyhedral compiler for hardware accelerators☆55Updated last month
- ☆35Updated 5 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 3 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆28Updated 6 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- Python wrapper for verilator model☆76Updated 7 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆80Updated 3 years ago
- FGPU is a soft GPU architecture general purpose computing☆53Updated 3 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆87Updated 5 months ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 6 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆57Updated 5 months ago