manish-kj / PACoGenLinks
PACoGen: Posit Arithmetic Core Generator
☆73Updated 5 years ago
Alternatives and similar repositories for PACoGen
Users that are interested in PACoGen are comparing it to the libraries listed below
Sorting:
- Universal number Posit HDL Arithmetic Architecture generator☆61Updated 6 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- Open-Source Posit RISC-V Core with Quire Capability☆63Updated 5 months ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆41Updated 2 years ago
- Next generation CGRA generator☆112Updated last week
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- ☆86Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆112Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆16Updated 7 years ago
- high-performance RTL simulator☆168Updated last year
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆160Updated last month
- ☆68Updated this week
- ☆103Updated 3 years ago
- Chisel RISC-V Vector 1.0 Implementation☆103Updated 2 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- Posit Arithmetic Cores generated with FloPoCo☆24Updated last year
- Floating point modules for CHISEL☆32Updated 10 years ago
- Open-source RTL logic simulator with CUDA acceleration☆187Updated 3 weeks ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 9 months ago
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- ☆105Updated 2 months ago
- A polyhedral compiler for hardware accelerators☆59Updated 11 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆112Updated last week
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 weeks ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆144Updated last month
- AXI Adapter(s) for RISC-V Atomic Operations☆65Updated 2 months ago
- ☆60Updated 2 months ago