manish-kj / PACoGen
PACoGen: Posit Arithmetic Core Generator
☆64Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for PACoGen
- Universal number Posit HDL Arithmetic Architecture generator☆52Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆48Updated 4 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆117Updated last year
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆35Updated last year
- Open-Source Posit RISC-V Core with Quire Capability☆44Updated this week
- Next generation CGRA generator☆106Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆95Updated 7 months ago
- ☆87Updated 8 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆79Updated last month
- A SystemVerilog source file pickler.☆52Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- Basic floating-point components for RISC-V processors☆64Updated 4 years ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- ☆15Updated 3 years ago
- A polyhedral compiler for hardware accelerators☆56Updated 4 months ago
- high-performance RTL simulator☆140Updated 5 months ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆118Updated 5 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆56Updated 2 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 6 months ago
- DASS HLS Compiler☆27Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆58Updated 2 months ago
- ☆101Updated 2 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆15Updated 6 years ago
- ☆51Updated this week
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆36Updated 2 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆44Updated last year