manish-kj / PACoGen
PACoGen: Posit Arithmetic Core Generator
☆69Updated 5 years ago
Alternatives and similar repositories for PACoGen:
Users that are interested in PACoGen are comparing it to the libraries listed below
- Universal number Posit HDL Arithmetic Architecture generator☆58Updated 5 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆40Updated 2 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆56Updated 3 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- high-performance RTL simulator☆157Updated 10 months ago
- Posit Arithmetic Cores generated with FloPoCo☆24Updated 10 months ago
- ☆86Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Next generation CGRA generator☆111Updated this week
- Floating point modules for CHISEL☆32Updated 10 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- ☆61Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆63Updated 11 months ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆23Updated 2 years ago
- ☆15Updated 4 years ago
- ☆59Updated last week
- Python wrapper for verilator model☆82Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆106Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆120Updated 11 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆76Updated last week
- Advanced Interface Bus (AIB) die-to-die hardware open source☆136Updated 7 months ago
- (System)Verilog to Chisel translator☆113Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 4 months ago
- ☆102Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- ☆92Updated 10 months ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago