manish-kj / PACoGenLinks
PACoGen: Posit Arithmetic Core Generator
☆75Updated 6 years ago
Alternatives and similar repositories for PACoGen
Users that are interested in PACoGen are comparing it to the libraries listed below
Sorting:
- Universal number Posit HDL Arithmetic Architecture generator☆68Updated 6 years ago
- Next generation CGRA generator☆118Updated last week
- Open-Source Posit RISC-V Core with Quire Capability☆68Updated 10 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- ☆89Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- Floating point modules for CHISEL☆32Updated 11 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆45Updated 8 months ago
- high-performance RTL simulator☆184Updated last year
- ☆87Updated last year
- The Task Parallel System Composer (TaPaSCo)☆114Updated 3 weeks ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆168Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆127Updated this week
- Posit Arithmetic Cores generated with FloPoCo☆27Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆123Updated 2 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆276Updated 2 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆78Updated last year
- For contributions of Chisel IP to the chisel community.☆69Updated last year
- Train and deploy LUT-based neural networks on FPGAs☆105Updated last year
- ☆61Updated this week
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆151Updated last month
- ☆119Updated 4 months ago
- Open-source RTL logic simulator with CUDA acceleration☆243Updated 2 months ago
- Algorithmic C Datatypes☆133Updated last month