manish-kj / PACoGenView external linksLinks
PACoGen: Posit Arithmetic Core Generator
☆77Aug 16, 2019Updated 6 years ago
Alternatives and similar repositories for PACoGen
Users that are interested in PACoGen are comparing it to the libraries listed below
Sorting:
- Universal number Posit HDL Arithmetic Architecture generator☆69Jun 24, 2019Updated 6 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆69Jan 31, 2025Updated last year
- A Deep Learning Framework for the Posit Number System☆31Aug 5, 2024Updated last year
- PositNN - Framework for training and inference with neural nets usings posits☆20Jan 22, 2022Updated 4 years ago
- A posit arithmetic emulator.☆54Jun 23, 2024Updated last year
- Chisel library for Unum Type-III Posit Arithmetic☆45Apr 2, 2025Updated 10 months ago
- Posit Arithmetic Cores generated with FloPoCo☆28Jun 25, 2024Updated last year
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43May 5, 2023Updated 2 years ago
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆16Dec 9, 2025Updated 2 months ago
- An exploration of log domain "alternative floating point" for hardware ML/AI accelerators.☆400Mar 11, 2023Updated 2 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆32Mar 13, 2025Updated 11 months ago
- posit (unum type III) integrated Numpy☆15Sep 26, 2018Updated 7 years ago
- Beyond Floating Point - Posit C/C++ implementation☆301May 23, 2024Updated last year
- ☆14Feb 24, 2025Updated 11 months ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 5 years ago
- Large collection of number systems providing custom arithmetic for mixed-precision algorithm development and optimization for AI, Machine…☆485Updated this week
- For CPU experiment☆14Feb 23, 2021Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆18Apr 25, 2025Updated 9 months ago
- HYF's high quality verilog codes☆16Dec 25, 2024Updated last year
- Fast Floating Point Operators for High Level Synthesis☆23Feb 23, 2023Updated 2 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 2 months ago
- Probably correct posit prototype for python☆18Nov 23, 2019Updated 6 years ago
- Library of approximate arithmetic circuits☆62Jan 14, 2026Updated last month
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Oct 6, 2019Updated 6 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- ☆367Sep 12, 2025Updated 5 months ago
- Sigmoid Numbers for Julia☆88Jan 23, 2018Updated 8 years ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Oct 1, 2022Updated 3 years ago
- Verilog for Julia☆51Apr 18, 2017Updated 8 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆569Oct 21, 2025Updated 3 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆276Jan 10, 2026Updated last month
- Basic floating-point components for RISC-V processors☆11Aug 13, 2017Updated 8 years ago
- ☆12Mar 13, 2011Updated 14 years ago
- ☆12May 29, 2020Updated 5 years ago
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Mar 16, 2022Updated 3 years ago
- c++ posit implementation☆44Aug 7, 2023Updated 2 years ago