manish-kj / PACoGenLinks
PACoGen: Posit Arithmetic Core Generator
☆75Updated 6 years ago
Alternatives and similar repositories for PACoGen
Users that are interested in PACoGen are comparing it to the libraries listed below
Sorting:
- Universal number Posit HDL Arithmetic Architecture generator☆68Updated 6 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆68Updated 11 months ago
- Next generation CGRA generator☆118Updated this week
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- high-performance RTL simulator☆184Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 3 years ago
- Open-source RTL logic simulator with CUDA acceleration☆247Updated 3 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- ☆90Updated 2 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆134Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆170Updated last week
- Floating point modules for CHISEL☆32Updated 11 years ago
- Posit Arithmetic Cores generated with FloPoCo☆27Updated last year
- Advanced Interface Bus (AIB) die-to-die hardware open source☆144Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆125Updated 3 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆276Updated 3 months ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated last week
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- Python wrapper for verilator model☆92Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆162Updated last month
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- An energy-efficient RISC-V floating-point compute cluster.☆121Updated this week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 4 years ago
- A SystemVerilog source file pickler.☆60Updated last year
- The Task Parallel System Composer (TaPaSCo)☆116Updated 3 weeks ago