manish-kj / PACoGen
PACoGen: Posit Arithmetic Core Generator
☆66Updated 5 years ago
Alternatives and similar repositories for PACoGen:
Users that are interested in PACoGen are comparing it to the libraries listed below
- Universal number Posit HDL Arithmetic Architecture generator☆53Updated 5 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆51Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆50Updated 4 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆36Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 8 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆99Updated 9 months ago
- Next generation CGRA generator☆108Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆98Updated last year
- A SystemVerilog source file pickler.☆53Updated 2 months ago
- (System)Verilog to Chisel translator☆109Updated 2 years ago
- high-performance RTL simulator☆149Updated 6 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆60Updated 4 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆84Updated this week
- For contributions of Chisel IP to the chisel community.☆57Updated 2 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆86Updated last year
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆34Updated 3 years ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆79Updated 3 months ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆119Updated 2 years ago
- ☆39Updated 2 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆82Updated 9 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 7 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆62Updated 2 weeks ago
- ☆15Updated 3 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- ☆86Updated 10 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆138Updated last month
- Chisel library for Unum Type-III Posit Arithmetic☆36Updated 9 months ago