manish-kj / PACoGenLinks
PACoGen: Posit Arithmetic Core Generator
☆70Updated 5 years ago
Alternatives and similar repositories for PACoGen
Users that are interested in PACoGen are comparing it to the libraries listed below
Sorting:
- Universal number Posit HDL Arithmetic Architecture generator☆60Updated 5 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆59Updated 4 months ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆40Updated 2 years ago
- Next generation CGRA generator☆111Updated last week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆86Updated last year
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆16Updated 7 years ago
- Posit Arithmetic Cores generated with FloPoCo☆24Updated 11 months ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- ☆61Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- Floating point modules for CHISEL☆32Updated 10 years ago
- ☆93Updated 11 months ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆23Updated 2 years ago
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- ☆15Updated 4 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- Algorithmic C Datatypes☆123Updated last week
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated 11 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 7 months ago
- A polyhedral compiler for hardware accelerators☆59Updated 10 months ago
- ☆103Updated 2 years ago
- ☆56Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆38Updated last week
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago