manish-kj / PACoGenLinks
PACoGen: Posit Arithmetic Core Generator
☆72Updated 5 years ago
Alternatives and similar repositories for PACoGen
Users that are interested in PACoGen are comparing it to the libraries listed below
Sorting:
- Universal number Posit HDL Arithmetic Architecture generator☆60Updated 6 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆41Updated 2 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆60Updated 4 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆86Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- ☆65Updated last week
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- Posit Arithmetic Cores generated with FloPoCo☆24Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- Next generation CGRA generator☆111Updated last week
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆16Updated 7 years ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- Chisel RISC-V Vector 1.0 Implementation☆101Updated last month
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- ☆19Updated 7 years ago
- ☆59Updated 4 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Python wrapper for verilator model☆86Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 8 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆81Updated last month
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated last month