manish-kj / PACoGen
PACoGen: Posit Arithmetic Core Generator
☆68Updated 5 years ago
Alternatives and similar repositories for PACoGen:
Users that are interested in PACoGen are comparing it to the libraries listed below
- Universal number Posit HDL Arithmetic Architecture generator☆55Updated 5 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆54Updated 3 weeks ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆37Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Next generation CGRA generator☆109Updated this week
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 9 months ago
- high-performance RTL simulator☆152Updated 8 months ago
- ☆86Updated 11 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆34Updated 3 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆119Updated 8 months ago
- CGRA framework with vectorization support.☆25Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆90Updated this week
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆16Updated 7 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆119Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆99Updated last year
- A polyhedral compiler for hardware accelerators☆55Updated 6 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆91Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆102Updated 10 months ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆79Updated 4 months ago
- For contributions of Chisel IP to the chisel community.☆59Updated 3 months ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆75Updated 10 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 8 months ago
- ☆42Updated this week
- ☆83Updated 8 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆50Updated 3 years ago
- Posit Arithmetic Cores generated with FloPoCo☆24Updated 7 months ago