SJTU-ECTL / VECBEELinks
VECBEE: A Versatile Efficiency-Accuracy Configurable Batch Error Estimation Method for Greedy Approximate Logic Synthesis
☆13Updated 3 years ago
Alternatives and similar repositories for VECBEE
Users that are interested in VECBEE are comparing it to the libraries listed below
Sorting:
- ☆29Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- Library of approximate arithmetic circuits☆57Updated 3 years ago
- An integrated CGRA design framework☆91Updated 7 months ago
- The open-sourced version of BOOM-Explorer☆46Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆25Updated 2 months ago
- A list of our chiplet simulaters☆43Updated 4 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆97Updated 4 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆66Updated 5 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆175Updated 3 months ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆107Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆160Updated 6 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- ☆25Updated last year
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- An Open-Source Tool for CGRA Accelerators☆76Updated 2 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆143Updated last week
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆17Updated 11 months ago
- DRA+RISC-V Exploration Framework☆18Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆91Updated last year
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆72Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆41Updated 11 months ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆29Updated 2 years ago
- ☆76Updated 5 years ago
- ☆205Updated 8 months ago
- The first version of TritonPart☆29Updated last year
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- ☆17Updated 6 years ago