SJTU-ECTL / VECBEE
VECBEE: A Versatile Efficiency-Accuracy Configurable Batch Error Estimation Method for Greedy Approximate Logic Synthesis
☆11Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for VECBEE
- An integrated CGRA design framework☆83Updated this week
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆17Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆28Updated last month
- An Open-Source Tool for CGRA Accelerators☆56Updated 2 months ago
- EDA wiki☆116Updated 4 months ago
- CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture☆123Updated this week
- The open-sourced version of BOOM-Explorer☆32Updated last year
- ☆19Updated last year
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆17Updated 6 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- 关于移植模型至gemmini的文档☆14Updated 2 years ago
- ☆37Updated 4 months ago
- ☆15Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆53Updated 2 months ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated last month
- The first version of TritonPart☆21Updated 10 months ago
- A list of our chiplet simulaters☆20Updated 3 years ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆13Updated last month
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆68Updated last year
- Library of approximate arithmetic circuits☆49Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆75Updated 2 weeks ago
- Dataset for ML-guided Accelerator Design☆31Updated 7 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆113Updated this week
- view at https://xupsh.github.io/ccc2021/☆24Updated 2 years ago
- ☆36Updated 7 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆66Updated 3 months ago
- ☆21Updated 4 months ago
- This is a python repo for flattening Verilog☆12Updated 3 weeks ago