SJTU-ECTL / VECBEELinks
VECBEE: A Versatile Efficiency-Accuracy Configurable Batch Error Estimation Method for Greedy Approximate Logic Synthesis
☆13Updated 3 years ago
Alternatives and similar repositories for VECBEE
Users that are interested in VECBEE are comparing it to the libraries listed below
Sorting:
- ☆30Updated 2 years ago
- An integrated CGRA design framework☆91Updated 10 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66Updated 8 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- The open-sourced version of BOOM-Explorer☆45Updated 2 years ago
- Library of approximate arithmetic circuits☆62Updated 3 weeks ago
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆13Updated 8 months ago
- EDA wiki☆136Updated 3 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 9 months ago
- view at https://xupsh.github.io/ccc2021/☆23Updated 3 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆54Updated last year
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆180Updated 5 months ago
- ☆18Updated 6 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆79Updated 8 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆169Updated 9 months ago
- Collection of digital hardware modules & projects (benchmarks)☆80Updated 2 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆17Updated 2 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆75Updated 3 years ago
- ☆46Updated last year
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆43Updated 4 years ago
- The first version of TritonPart☆31Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆43Updated last year
- ☆21Updated 4 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Updated this week
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆107Updated 7 months ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆30Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆115Updated 5 years ago
- ☆75Updated 5 years ago