SJTU-ECTL / VECBEELinks
VECBEE: A Versatile Efficiency-Accuracy Configurable Batch Error Estimation Method for Greedy Approximate Logic Synthesis
☆13Updated 3 years ago
Alternatives and similar repositories for VECBEE
Users that are interested in VECBEE are comparing it to the libraries listed below
Sorting:
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66Updated 8 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Updated last year
- An integrated CGRA design framework☆91Updated 10 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆107Updated 7 months ago
- ☆30Updated 2 years ago
- The open-sourced version of BOOM-Explorer☆45Updated 2 years ago
- ☆27Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆79Updated 8 months ago
- The template for VLSI project☆27Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- Library of approximate arithmetic circuits☆62Updated 3 weeks ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 9 months ago
- GPU-based logic synthesis tool☆97Updated 2 months ago
- Collection of digital hardware modules & projects (benchmarks)☆80Updated 2 months ago
- The first version of TritonPart☆31Updated 2 years ago
- ☆31Updated 2 years ago
- EPFL logic synthesis benchmarks☆227Updated 2 months ago
- ☆18Updated 6 years ago
- EDA wiki☆136Updated 3 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆54Updated last year
- ☆234Updated 10 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆57Updated last year
- ☆21Updated 4 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆170Updated 9 months ago
- A list of our chiplet simulaters☆48Updated 7 months ago
- ☆42Updated 3 years ago
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆150Updated 2 years ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆19Updated last year
- ☆46Updated last year