Alternatives and similar repositories for evolvable_motherboard:

Users that are interested in evolvable_motherboard are comparing it to the libraries listed below

• combinatorylogic / soc
  An experimental System-on-Chip with a custom compiler toolchain.
  ☆59Updated 5 years ago
• Gladdy / numerical-fpga-thesis
  Bachelor thesis Martijn Bakker -- Numerical mathematics on FPGAs using CλaSH
  ☆28Updated 9 years ago
• drom / quark
  Stack CPU Work In Progress
  ☆30Updated last year
• mangpo / chlorophyll
  Synthesis-Aided Compiler for GreenArrays GA144
  ☆52Updated 8 years ago
• jeremycw / tetris-verilog
  Verilog Tetris
  ☆13Updated 10 years ago
• google / autopiper
  ☆48Updated 9 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago
• BookOwl / scratching-forth
  A compiler from Forth to Scratch
  ☆22Updated 8 years ago
• ATaylorCEngFIET / Parallella-Chronicles
  Source code form the Parallella Chronicles Blog
  ☆15Updated 9 years ago
• howonlee / twostrangethings
  two strange things to do with neural nets
  ☆16Updated 6 years ago
• stanford-ppl / spatial-quickstart
  Quickstart for Spatial language
  ☆34Updated 4 years ago
• cfelton / alt.hdl
  Exploration of alternative hardware description languages
  ☆28Updated 6 years ago
• Ttl / evolutionary-circuits
  Automatically generates analog circuits using evolutionary algorithms
  ☆256Updated 12 years ago
• Obijuan / ACC
  Apollo CPU Core in Verilog. For learning and having fun with open FPGA
  ☆44Updated 8 years ago
• dhutchis / LaraDB
  A platform for unified linear and relational algebra analytics, built on the Accumulo NoSQL database
  ☆11Updated 3 years ago
• bqlabs / icestudio
  Experimental graphic editor for open FPGAs.
  ☆50Updated 8 years ago
• drewvid / parallella-lisp
  A small implementation of LISP for the Parallella-16 board
  ☆31Updated 6 months ago
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆56Updated 4 years ago
• BillBohan / NISC
  A single instruction set processor architecture
  ☆18Updated 7 years ago
• haojunliu / OpenFPGA
  OpenFPGA
  ☆33Updated 6 years ago
• jerry-D / SYMPL-GP-GPU-Compute-Engines
  Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…
  ☆22Updated 6 years ago
• parallella / parallella-riscv
  RISC-V port to Parallella Board
  ☆12Updated 8 years ago
• inforichland / yafc
  Yet Another Forth Core...
  ☆71Updated 10 years ago
• wkoszek / flviz
  FLVIz - Finite Automata Simulator written in QT/Graphviz
  ☆36Updated 9 years ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆48Updated 7 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• onnlucky / squaregenes
  A life simulator by providing rules and genes.
  ☆50Updated 8 years ago
• tomzx / agi-concept-map
  The AGI Concept Map is my attempt at reconstructing all the internal knowledge I've acquired about artificial general intelligence over t…
  ☆14Updated 5 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆54Updated 5 years ago
• Anding / N.I.G.E.-Machine
  A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is cu…
  ☆27Updated 2 months ago