polysome / evolvable_motherboard
Paul Layzell's Evolvable Motherboard
☆12Updated 9 years ago
Alternatives and similar repositories for evolvable_motherboard:
Users that are interested in evolvable_motherboard are comparing it to the libraries listed below
- Bachelor thesis Martijn Bakker -- Numerical mathematics on FPGAs using CλaSH☆28Updated 9 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆59Updated 5 years ago
- Synthesis-Aided Compiler for GreenArrays GA144☆52Updated 8 years ago
- Stack CPU Work In Progress☆30Updated last year
- Verilog Tetris☆13Updated 10 years ago
- ☆48Updated 9 years ago
- An AIMGP (Automatic Induction of Machine code by Genetic Programming) engine☆92Updated 6 years ago
- Spacecraft Multicore Emulator Based on Leon 3 Sparc V8 architecture processor☆50Updated 5 years ago
- Implementation of FizzBuzz on an FPGA☆17Updated 6 years ago
- Experimental graphic editor for open FPGAs.☆50Updated 8 years ago
- two strange things to do with neural nets☆16Updated 5 years ago
- A small forth-like language that targets the CPython VM.☆52Updated 6 years ago
- An Actor-based framework for Lua☆38Updated 8 years ago
- Unsorted Playground for Machine Learning, Reinforcement Learning and other AI Experiments☆14Updated 2 years ago
- Source code form the Parallella Chronicles Blog☆15Updated 9 years ago
- A compiler from Forth to Scratch☆22Updated 8 years ago
- Exploration of alternative hardware description languages☆28Updated 6 years ago
- A small implementation of LISP for the Parallella-16 board☆31Updated 5 months ago
- FLVIz - Finite Automata Simulator written in QT/Graphviz☆36Updated 9 years ago
- Apollo CPU Core in Verilog. For learning and having fun with open FPGA☆44Updated 8 years ago
- OpenFPGA☆33Updated 6 years ago
- The BERI and CHERI processor and hardware platform☆47Updated 7 years ago
- Yet Another Forth Core...☆71Updated 10 years ago
- Automatically generates analog circuits using evolutionary algorithms☆256Updated 12 years ago
- An implementation of the MANIC cognitive architecture.☆39Updated 7 years ago
- Python port of the Mathematica unum prototype from "The End of Error"☆52Updated 8 years ago
- An example of PEG usage☆55Updated 8 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- the actual epiphany backend☆20Updated 11 years ago