polysome / evolvable_motherboard

Related projects ⓘ

Alternatives and complementary repositories for evolvable_motherboard

• Gladdy / numerical-fpga-thesis
  Bachelor thesis Martijn Bakker -- Numerical mathematics on FPGAs using CλaSH
  ☆28Updated 9 years ago
• combinatorylogic / soc
  An experimental System-on-Chip with a custom compiler toolchain.
  ☆59Updated 4 years ago
• jeremycw / tetris-verilog
  Verilog Tetris
  ☆14Updated 9 years ago
• mangpo / chlorophyll
  Synthesis-Aided Compiler for GreenArrays GA144
  ☆51Updated 7 years ago
• inforichland / freezing-spice
  A pipelined RISCV implementation in VHDL
  ☆95Updated 5 years ago
• drom / quark
  Stack CPU Work In Progress
  ☆30Updated 10 months ago
• Ttl / evolutionary-circuits
  Automatically generates analog circuits using evolutionary algorithms
  ☆255Updated 11 years ago
• google / autopiper
  ☆49Updated 9 years ago
• ATaylorCEngFIET / Parallella-Chronicles
  Source code form the Parallella Chronicles Blog
  ☆15Updated 9 years ago
• wkoszek / flviz
  FLVIz - Finite Automata Simulator written in QT/Graphviz
  ☆36Updated 9 years ago
• kmonachopoulos / Spacecraft-Multicore-Emulator
  Spacecraft Multicore Emulator Based on Leon 3 Sparc V8 architecture processor
  ☆49Updated 5 years ago
• bqlabs / icestudio
  Experimental graphic editor for open FPGAs.
  ☆49Updated 8 years ago
• polysome / aggregate-1
  An open source miniPCIe development board based on the Xilinx Spartan 6 LX150T
  ☆141Updated 8 years ago
• sy2002 / ai-playground
  Unsorted Playground for Machine Learning, Reinforcement Learning and other AI Experiments
  ☆14Updated 2 years ago
• evoasm / evoasm.rb
  An AIMGP (Automatic Induction of Machine code by Genetic Programming) engine
  ☆92Updated 5 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago
• inforichland / yafc
  Yet Another Forth Core...
  ☆70Updated 10 years ago
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆56Updated 4 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 8 years ago
• Poofjunior / fpga_fast_serial_sort
  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
  ☆37Updated 8 years ago
• shirriff / fpga-fizzbuzz
  Implementation of FizzBuzz on an FPGA
  ☆17Updated 6 years ago
• rlt3 / Dialogue
  An Actor-based framework for Lua
  ☆38Updated 8 years ago
• libresilicon / process
  ☆87Updated 5 years ago
• leviathanch / qtflow
  A Qt5 based free VLSI development tool
  ☆30Updated 6 years ago
• incrediblesound / Graph-Reply
  A graph based REPL that saves to and loads from disk
  ☆44Updated 9 years ago
• cfelton / alt.hdl
  Exploration of alternative hardware description languages
  ☆28Updated 6 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆54Updated 5 years ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆47Updated 7 years ago
• adamwalker / fpga-kvs
  A networked FPGA key-value store written in Clash
  ☆27Updated 7 months ago
• stanford-ppl / spatial-quickstart
  Quickstart for Spatial language
  ☆34Updated 4 years ago