polysome / evolvable_motherboardLinks
Paul Layzell's Evolvable Motherboard
☆13Updated 9 years ago
Alternatives and similar repositories for evolvable_motherboard
Users that are interested in evolvable_motherboard are comparing it to the libraries listed below
Sorting:
- Bachelor thesis Martijn Bakker -- Numerical mathematics on FPGAs using CλaSH☆28Updated 10 years ago
- Verilog Tetris☆13Updated 10 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆60Updated 5 years ago
- Automatically generates analog circuits using evolutionary algorithms☆260Updated 12 years ago
- ☆47Updated 9 years ago
- A pipelined RISCV implementation in VHDL☆96Updated 6 years ago
- Spacecraft Multicore Emulator Based on Leon 3 Sparc V8 architecture processor☆50Updated 6 years ago
- Synthesis-Aided Compiler for GreenArrays GA144☆53Updated 8 years ago
- An AIMGP (Automatic Induction of Machine code by Genetic Programming) engine☆92Updated 6 years ago
- FPGA Design Suite based on C to Verilog design flow.☆244Updated 6 years ago
- ☆91Updated 5 years ago
- Stack CPU Work In Progress☆30Updated last year
- two strange things to do with neural nets☆16Updated 6 years ago
- 1st Testwafer for LibreSilicon☆15Updated 6 years ago
- Source code form the Parallella Chronicles Blog☆15Updated 9 years ago
- FLVIz - Finite Automata Simulator written in QT/Graphviz☆36Updated 9 years ago
- Experimental graphic editor for open FPGAs.☆50Updated 9 years ago
- NumJS -- A JavaScript library for numerical computing☆34Updated 10 years ago
- Quickstart for Spatial language☆34Updated 4 years ago
- public domain tools for FPGAs☆328Updated 8 years ago
- ☆29Updated 5 years ago
- Discrete FPGA implementation☆60Updated 12 years ago
- Circuit analysis environment for Python☆59Updated 10 months ago
- The Kestrel is a family of home-made computers, built as much as possible on open-source technology, and supporting as much as possible t…☆188Updated 4 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Apollo CPU Core in Verilog. For learning and having fun with open FPGA☆44Updated 8 years ago
- MRSIC32 ISA documentation and development☆91Updated last year
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 6 years ago