Alternatives and similar repositories for evolvable_motherboard:

Users that are interested in evolvable_motherboard are comparing it to the libraries listed below

• jeremycw / tetris-verilog
  Verilog Tetris
  ☆13Updated 10 years ago
• combinatorylogic / soc
  An experimental System-on-Chip with a custom compiler toolchain.
  ☆60Updated 5 years ago
• Gladdy / numerical-fpga-thesis
  Bachelor thesis Martijn Bakker -- Numerical mathematics on FPGAs using CλaSH
  ☆28Updated 9 years ago
• kmonachopoulos / Spacecraft-Multicore-Emulator
  Spacecraft Multicore Emulator Based on Leon 3 Sparc V8 architecture processor
  ☆50Updated 6 years ago
• mangpo / chlorophyll
  Synthesis-Aided Compiler for GreenArrays GA144
  ☆52Updated 8 years ago
• google / autopiper
  ☆47Updated 9 years ago
• stanford-ppl / spatial-quickstart
  Quickstart for Spatial language
  ☆34Updated 4 years ago
• parallella / parallella-riscv
  RISC-V port to Parallella Board
  ☆12Updated 8 years ago
• Obijuan / ACC
  Apollo CPU Core in Verilog. For learning and having fun with open FPGA
  ☆44Updated 8 years ago
• BookOwl / scratching-forth
  A compiler from Forth to Scratch
  ☆22Updated 8 years ago
• howonlee / twostrangethings
  two strange things to do with neural nets
  ☆16Updated 6 years ago
• aidanhs / schrotcl
  Schrödinger's Tcl
  ☆30Updated 10 years ago
• solbjorg / oberon-riscv
  Oberon RISC-V port, based on Samuel Falvo's RISC-V compiler and Peter de Wachter's Project Norebo. Part of an academic project to evaluat…
  ☆77Updated 4 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago
• jerry-D / SYMPL-GP-GPU-Compute-Engines
  Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…
  ☆22Updated 6 years ago
• SullyChen / Acai
  A GUI for autogenerating Keras model code from complex graphs.
  ☆19Updated 6 years ago
• evoasm / evoasm.rb
  An AIMGP (Automatic Induction of Machine code by Genetic Programming) engine
  ☆92Updated 6 years ago
• Ttl / evolutionary-circuits
  Automatically generates analog circuits using evolutionary algorithms
  ☆257Updated 12 years ago
• chipforge / PearlRiver
  1st Testwafer for LibreSilicon
  ☆15Updated 5 years ago
• haojunliu / OpenFPGA
  OpenFPGA
  ☆33Updated 7 years ago
• bqlabs / icestudio
  Experimental graphic editor for open FPGAs.
  ☆50Updated 8 years ago
• cfelton / alt.hdl
  Exploration of alternative hardware description languages
  ☆28Updated 7 years ago
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆56Updated 4 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆54Updated 5 years ago
• inforichland / freezing-spice
  A pipelined RISCV implementation in VHDL
  ☆95Updated 6 years ago
• drom / quark
  Stack CPU Work In Progress
  ☆30Updated last year
• wayfarerdb / Dialogue
  An Actor-based framework for Lua
  ☆37Updated 8 years ago
• leviathanch / qtflow
  A Qt5 based free VLSI development tool
  ☆30Updated 6 years ago
• USArmyResearchLab / openshmem-epiphany
  ARL OpenSHMEM for Epiphany
  ☆30Updated 5 years ago
• ZornsLemma / lib6502-jit
  JIT compiler for 6502 machine code, built on lib6502 and LLVM
  ☆54Updated 10 years ago