AaronJing / ApproxTrainLinks
☆20Updated 6 months ago
Alternatives and similar repositories for ApproxTrain
Users that are interested in ApproxTrain are comparing it to the libraries listed below
Sorting:
- ☆28Updated 4 months ago
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Updated last year
- ☆25Updated 2 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆20Updated 5 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 6 months ago
- ☆35Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated last month
- ☆72Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆25Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆58Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year
- ☆33Updated 4 years ago
- ☆23Updated 2 years ago
- Training with Block Minifloat number representation☆16Updated 4 years ago
- ☆71Updated 5 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- ☆18Updated 2 years ago
- Approximate layers - TensorFlow extension☆27Updated 4 months ago
- NeuraLUT-Assemble☆38Updated last week
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆51Updated last year
- ☆34Updated 6 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆23Updated last month
- GoldenEye is a functional simulator with fault injection capabilities for common and emerging numerical formats, implemented for the PyTo…☆26Updated 10 months ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year