AaronJing / ApproxTrainLinks
☆20Updated 11 months ago
Alternatives and similar repositories for ApproxTrain
Users that are interested in ApproxTrain are comparing it to the libraries listed below
Sorting:
- ☆72Updated 2 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 6 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- Approximate layers - TensorFlow extension☆26Updated 9 months ago
- ☆32Updated 10 months ago
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 5 years ago
- ☆35Updated 6 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Updated last year
- ☆22Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Updated 11 months ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆29Updated last year
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- ☆26Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆35Updated 5 years ago
- ☆71Updated 5 years ago
- ☆65Updated 5 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆61Updated 4 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 3 years ago
- ☆32Updated 4 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Updated 4 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- HLS implemented systolic array structure☆41Updated 8 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- NeuraLUT-Assemble☆47Updated 5 months ago
- ☆36Updated 4 years ago