AaronJing / ApproxTrainLinks
☆19Updated 9 months ago
Alternatives and similar repositories for ApproxTrain
Users that are interested in ApproxTrain are comparing it to the libraries listed below
Sorting:
- ☆72Updated 2 years ago
- ☆31Updated 8 months ago
- NeuraLUT-Assemble☆43Updated 3 months ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 6 years ago
- ☆35Updated 6 years ago
- ☆24Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆22Updated last year
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 3 years ago
- ☆22Updated 3 years ago
- ☆71Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 9 months ago
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 4 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 2 years ago
- ☆32Updated 4 years ago
- ☆63Updated 5 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆28Updated last year
- Approximate layers - TensorFlow extension☆26Updated 7 months ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆16Updated 11 months ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆42Updated 2 years ago
- ☆35Updated 5 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 5 months ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Updated 3 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆28Updated 5 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Training with Block Minifloat number representation☆17Updated 4 years ago
- ☆37Updated 4 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago