AaronJing / ApproxTrainLinks
☆19Updated 3 months ago
Alternatives and similar repositories for ApproxTrain
Users that are interested in ApproxTrain are comparing it to the libraries listed below
Sorting:
- Approximate layers - TensorFlow extension☆27Updated last month
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆23Updated last year
- Implementation of Microscaling data formats in SystemVerilog.☆19Updated 9 months ago
- ☆23Updated 2 years ago
- ☆71Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 3 years ago
- ☆34Updated 4 years ago
- ☆33Updated 6 years ago
- ☆22Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- A general framework for optimizing DNN dataflow on systolic array☆36Updated 4 years ago
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆32Updated 2 months ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- ☆13Updated 4 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- ☆27Updated 2 months ago
- ☆41Updated 11 months ago
- ☆18Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Updated 5 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆57Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago