AaronJing / ApproxTrain
☆19Updated 2 weeks ago
Alternatives and similar repositories for ApproxTrain:
Users that are interested in ApproxTrain are comparing it to the libraries listed below
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆22Updated last year
- Approximate layers - TensorFlow extension☆27Updated 10 months ago
- ☆19Updated 2 years ago
- ☆22Updated 2 years ago
- ☆25Updated 2 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- ☆19Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆36Updated 2 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆14Updated 6 months ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆18Updated 10 months ago
- ☆33Updated 6 years ago
- ☆71Updated 2 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 3 years ago
- ☆13Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last week
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆23Updated 2 years ago
- Open-source of MSD framework☆16Updated last year
- MulApprox - A comprehensive library of state-of-the-art approximate multipliers☆22Updated 3 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆32Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated this week
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆48Updated last month
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆34Updated 3 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago