AaronJing / ApproxTrain
☆19Updated last week
Related projects ⓘ
Alternatives and complementary repositories for ApproxTrain
- Approximate layers - TensorFlow extension☆26Updated 7 months ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆20Updated 9 months ago
- ☆24Updated 8 months ago
- ☆18Updated last year
- HLS implemented systolic array structure☆41Updated 7 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆22Updated 2 years ago
- ☆32Updated 5 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆32Updated last year
- ☆20Updated 2 years ago
- ☆70Updated last year
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- ☆69Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆40Updated this week
- ☆30Updated 4 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆20Updated last year
- Open-source of MSD framework☆14Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆46Updated 2 weeks ago
- ☆31Updated 3 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆12Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆32Updated 2 months ago
- Implementation of Microscaling data formats in SystemVerilog.☆12Updated 3 months ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆71Updated 3 months ago
- A general framework for optimizing DNN dataflow on systolic array☆33Updated 3 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆15Updated 7 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆33Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆19Updated this week