maltanar / spmvaccsimLinks
A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.
☆15Updated 11 years ago
Alternatives and similar repositories for spmvaccsim
Users that are interested in spmvaccsim are comparing it to the libraries listed below
Sorting:
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- Development of a Network on Chip Simulation using SystemC.☆33Updated 8 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- ☆28Updated 6 years ago
- Project repo for the POSH on-chip network generator☆52Updated 8 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 6 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Updated 9 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 3 weeks ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- Public release☆58Updated 6 years ago
- Documentation for the entire CGRAFlow☆19Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- HLS for Networks-on-Chip☆37Updated 4 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆24Updated 10 years ago
- ☆87Updated last year
- Next generation CGRA generator☆118Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆25Updated 11 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated 2 weeks ago
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- ☆36Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆71Updated 5 years ago
- ☆29Updated 8 years ago