maltanar / spmvaccsimView external linksLinks
A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.
☆15Nov 9, 2014Updated 11 years ago
Alternatives and similar repositories for spmvaccsim
Users that are interested in spmvaccsim are comparing it to the libraries listed below
Sorting:
- Graph accelerator on FPGAs and ASICs☆11Aug 16, 2018Updated 7 years ago
- ☆13Aug 22, 2022Updated 3 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 6 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆56Jun 30, 2017Updated 8 years ago
- ☆13Jan 8, 2020Updated 6 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆11Feb 22, 2018Updated 7 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Jul 14, 2017Updated 8 years ago
- Example code for Modern SystemC using Modern C++☆69Nov 14, 2022Updated 3 years ago
- System Design in Python (SyDPy) is a tool for design and verification of concurrent systems. The tool is offered as an alternative to Sys…☆12Jun 2, 2016Updated 9 years ago
- SystemC-based radar simulator to provide accurate cycle-level simulation results of commonly used SDR blocks.☆20Sep 16, 2019Updated 6 years ago
- Hardware Description Language Translator☆17Jan 27, 2026Updated 2 weeks ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆22Jan 14, 2018Updated 8 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆43Aug 31, 2025Updated 5 months ago
- SystemC/TLM-2.0 Co-simulation framework☆268May 21, 2025Updated 8 months ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Apr 9, 2024Updated last year
- A simple C++ CMake project to jump-start development of SystemC models and systems☆30Nov 24, 2024Updated last year
- Artifacts for the SCVP lecture☆11Nov 17, 2021Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- Next generation CGRA generator☆118Feb 4, 2026Updated last week
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆129Updated this week
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆24Jul 17, 2025Updated 6 months ago
- ☆29Feb 2, 2017Updated 9 years ago
- ☆27Apr 28, 2020Updated 5 years ago
- A scalable Eyeriss model in SystemC.☆33Jan 1, 2023Updated 3 years ago
- Archives of SystemC from The Ground Up Book Exercises☆33Nov 14, 2022Updated 3 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆68Dec 26, 2019Updated 6 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- ☆11Mar 14, 2023Updated 2 years ago
- A general framework for optimizing DNN dataflow on systolic array☆38Jan 2, 2021Updated 5 years ago
- QEMU libsystemctlm-soc co-simulation demos.☆159May 21, 2025Updated 8 months ago
- A formalization of the RVWMO (RISC-V) memory model☆36Jun 23, 2022Updated 3 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆12Aug 9, 2019Updated 6 years ago
- Restaurant of The Future Abstract-: Changing the tradition of human waiters, the bot delivers delicious food to you. The project uses mob…☆17Mar 19, 2018Updated 7 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Dec 14, 2025Updated 2 months ago