maltanar / spmvaccsimLinks
A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.
☆14Updated 10 years ago
Alternatives and similar repositories for spmvaccsim
Users that are interested in spmvaccsim are comparing it to the libraries listed below
Sorting:
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆52Updated 8 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- DASS HLS Compiler☆29Updated last year
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- ☆87Updated last year
- Documentation for the entire CGRAFlow☆19Updated 4 years ago
- Project repo for the POSH on-chip network generator☆50Updated 6 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆24Updated 9 months ago
- Public release☆56Updated 6 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆19Updated 6 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 6 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆49Updated 3 years ago
- NeuraChip Accelerator Simulator☆14Updated last year
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Next generation CGRA generator☆114Updated last week
- ☆27Updated 5 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- cycle accurate Network-on-Chip Simulator☆30Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- ☆24Updated 4 years ago
- ☆58Updated 2 years ago