maltanar / spmvaccsim
A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.
☆14Updated 10 years ago
Related projects ⓘ
Alternatives and complementary repositories for spmvaccsim
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 9 months ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆10Updated 6 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- DASS HLS Compiler☆27Updated last year
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 5 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Updated 8 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- ☆22Updated 5 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- Documentation for the entire CGRAFlow☆18Updated 3 years ago
- An HBM FPGA based SpMV Accelerator☆9Updated 2 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- FPU Generator☆20Updated 3 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆17Updated 5 years ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 8 years ago
- ☆21Updated last month
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆23Updated 3 years ago
- ☆13Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆23Updated 4 years ago
- Public release☆46Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- ☆33Updated 3 years ago
- Ratatoskr NoC Simulator☆21Updated 3 years ago