maltanar / spmvaccsimLinks
A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.
☆14Updated 10 years ago
Alternatives and similar repositories for spmvaccsim
Users that are interested in spmvaccsim are comparing it to the libraries listed below
Sorting:
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 8 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- DASS HLS Compiler☆29Updated last year
- Project repo for the POSH on-chip network generator☆48Updated 3 months ago
- ☆27Updated 5 years ago
- Public release☆53Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 5 years ago
- ☆86Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- ☆36Updated 4 years ago
- ☆24Updated 4 years ago
- ☆27Updated 7 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- Next generation CGRA generator☆112Updated last week
- gem5 repository to study chiplet-based systems☆76Updated 6 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 5 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆125Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆65Updated 5 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 10 years ago
- ☆58Updated last year
- ☆29Updated 6 years ago